

Submitted for recognition as an American National Standard

(R) Design/process Checklist for Vehicle Electronic Systems

Foreword—To obtain a high degree of quality and reliability, a wide variety of subjects needs to be addressed when designing a vehicle electronic system. No single designer can be expected to have the experience necessary to consider all aspects of a design. Such experience is often spread throughout an organization and not concentrated on any one project.

The main purpose of this checklist is to provide a guide for ensuring that the many aspects of an electronic systems design are addressed. Such a list would be useful for design reviews, "fresh eyes" reviews and for education/training.

TABLE OF CONTENTS

1.	Scope	2
2.	References	2
2.1	Applicable Publications.....	2
3.	Design Checklist.....	3
3.1	Component Selection-Application	3
3.2	Thermal Considerations (Components-Assemblies)	4
3.3	Vibration-Shock Considerations (Components-Assemblies)	5
3.4	Humidity-Splash-Dust Considerations (Components-Assemblies)	5
3.5	Burn In (Components-Assemblies)	5
3.6	Electromagnetic Compatibility (EMC).....	6
3.7	Circuit Design Checklist.....	7
3.8	Software	11
3.9	Diagnostics	12
3.10	Repairability.....	12
4.	Process Checklist.....	12
4.1	Through Hole Technology.....	12
4.1.1	General TH Design Checklist	12
4.1.2	Process Steps	13
4.2	Thick Film Hybrid Technology.....	13
4.2.1	General TFH Design Checklist	13
4.2.2	Process Steps	13
4.3	Surface Mount Device Technology	14

SAE Technical Standards Board Rules provide that: "This report is published by SAE to advance the state of technical and engineering sciences. The use of this report is entirely voluntary, and its applicability and suitability for any particular use, including any patent infringement arising therefrom, is the sole responsibility of the user."

SAE reviews each technical report at least every five years at which time it may be reaffirmed, revised, or cancelled. SAE invites your written comments and suggestions.

QUESTIONS REGARDING THIS DOCUMENT: (724) 772-8512 FAX: (724) 776-0243
TO PLACE A DOCUMENT ORDER; (724) 776-4970 FAX: (724) 776-0790
SAE WEB ADDRESS <http://www.sae.org>

SAE J1938 Revised MAY1998

4.3.1	General SMD Design Checklist	14
4.3.2	Process Steps.....	14
4.4	Miscellaneous Process Checklist.....	15

1. **Scope**—The following subjects reflect the automotive environment and are based on good engineering practices and past ("lessons learned") experiences. Since it is impossible to be all inclusive and cover every aspect of quality and reliability, this document should be used as a basis for preparation of a more comprehensive and detailed checklist that reflects the accumulated "lessons learned" at a particular Company.

It is not the intent of this document to give a lot of detail, only to point out the type of subjects that need to be investigated and acted upon.

2. **References**

2.1 **Applicable Publications**—The following publications form a part of the specification to the extent specified herein. Unless otherwise indicated the latest revision of SAE publications shall apply.

2.1.1 SAE PUBLICATIONS—Available from SAE, 400 Commonwealth Drive, Warrendale, PA 15096-0001.

- SAE AE-9—Automotive Electronics Reliability Handbook, Feb., 1987
- SAE J551 ALL PARTS—Performance Levels and Methods of Measurement of Electromagnetic Compatibility of Vehicles and Devices
- SAE J1113 ALL PARTS—Electromagnetic Compatibility Measurement Procedures and Limits for Vehicle Components
- SAE J1211—Recommended Environmental Practices for Electronic Equipment

2.1.2 MILITARY SPECIFICATIONS (LATEST VERSIONS)—Available from DODSSP, Subscription Services Desk, Building 4D, 700 Robins Avenue, Philadelphia, PA 19111-5094.

- Mil-Std 202—Test Methods for Electronic and Electrical Component Parts
- Mil-Std 217—Reliability Prediction of Electronic Equipment
- Mil-Std 781—Reliability Design Qualification and Production Acceptance Tests. Exponential Distribution
- Mil-Std 810—Environmental Test Methods and Engineering Guidelines
- Mil-Hdbk 251—Reliability Design Thermal Applications
- Mil-Std 883—Test Methods and Procedures for Microelectronics
- Mil-Std 461—Requirements for the Control of Electromagnetic Emissions and Susceptibility

2.2 **Other Publications**

- Walker, The Design Analysis Handbook, ISBN 0-9641527-0-3
- Horowitz and Winfield, The Art of Electronics, ISBN 0-521-37095-7
- Paul, Introduction to Electromagnetic Compatibility, ISBN 0-471-54927-4
- Ott, Noise Reduction Techniques in Electronic Systems, ISBN 0-471-85068-3
- Johnson, Graham, High Speed Digital Design, ISBN 0-13-395724-1
- Automotive Electronics Council, Stress Test Qualification for Automotive-Grade Integrated Circuits, CDF-AEC-Q100

3. Design Checklist

3.1 Component Selection/Application—One of the first major concerns for a reliable design is part selection and application. Vendor part quality is a major reliability concern. Efforts to use best in class suppliers cannot be overemphasized. Much of the input for this topic will come from the Corporate Electronic Components Department.

- a. Identify critical reliability components—e.g., power transistors/zeners.
- b. Determine special requirements for these critical components—derating, screening, handling, failure mode response.
- c. Identify components to avoid—e.g., variable resistors if fixed can be used, hand inserted parts if auto insertion viable.
- d. Establish part availability.
- e. Define part specifications—Part sheets should reflect use in actual automotive environment.
- f. Determine testing sample size—statistical significance, attribute or variable data, cost/time/test facility limitations.
- g. Address Electrostatic Discharge—most sensitive components, precautions, handling.
- h. Define vendor quality/reliability control program.
- i. Determine Acceptable Quality Level (AQL) in Parts/Million (PPM) required—how verified.
- j. Define process flow/control plans.
- k. Define process change procedures.
- l. Determine closed loop failure analysis, corrective action plan.
- m. Determine degree of component Statistical Process Control (SPC)—where used, adherence, effect on AQL.

SAENORM.COM : Click to view the full PDF of J1938 199805

3.2 Thermal Considerations (Components/Assemblies)—Temperature has a major effect on reliability. In fact, as the temperature of a system rises, thermal failures almost completely outweigh failures from other causes.

- a. ___ Conduct thermal survey of environment (underhood, passenger compartment, etc.)—start temperature (heat, cold soak), warm up time, operational temperature (range, rate of temperature change, frequency of change), number of cycles, cooling effects.
- b. ___ Determine assembly (module) temperature environment versus reliability—field experiences.
- c. ___ Conduct component (resistor, capacitor, transistor, diode, etc.) thermal analysis—worst-case analysis (electrical loading, environment), heat sinking, derating (safety margins).
- d. ___ Conduct assembly (module) thermal analysis—worst-case analysis (electrical loading, environment), heat sinking, derating (safety margins).
- e. ___ Consider that thermal analysis using thermal resistance values is best case—does not consider non-linearity (hot spots), interface bonds <100% of area.
- f. ___ Conduct thermal testing evaluation—e.g., thermocouple critical areas in module and test under worst-case electrical loading and environment in temperature chamber. Vehicle evaluation shall also be done (temperature chamber, wind tunnel, etc).
- g. ___ Consider different expansion coefficient stresses—potting, conformal coating, Surface Mount Devices (SMD's), Leadless Chip Carriers (LCC's), PCB interfaces, etc.
- h. ___ Define rules (thermal) for mounting components.
- i. ___ Define rules (thermal) for mounting assemblies (modules).
- j. ___ Address thermal shock (splash, cold start)—typical failure modes.
- k. ___ Identify critical components and their special requirements.
- l. ___ Define thermal stress test for Design Verification—tailored to find defects in new design, should be failure oriented (overstressed). Temperature cycling profile—extremes, number of cycles, rate of change, when powered, parameters monitored.
- m. ___ Define thermal stress test for Qualification—mission life oriented. Temperature cycling profile—extremes, number of cycles, rate of change, when powered, parameters monitored.
- n. ___ Define thermal stress test for Production Acceptance—should include Environmental Stress Screening (ESS) tailored to reduce infant mortality and precipitate process problems. Temperature cycling profile—extremes, number of cycles, rate of change when powered, parameters monitored.
- o. ___ Consider that combined thermal stress with other tests (e.g., thermal, vibration, humidity, voltage) more realistic.
- p. ___ Define testing sample size—statistical significance, attribute or variable data, cost/time/test facility limitations.

3.3 Vibration/Shock Considerations (Components/Assemblies)

- a. ___ Conduct vibration/shock survey of environment (underhood, passenger compartment, etc.)—conditions (bumps/potholes, road vibration, handling, rail shock), type (sine, random, complex), frequency range, amplitude/Power Spectral Density (PSD), axis, duration.
- b. ___ Address stresses on components, bonds, mounting brackets, etc.—concerns, typical failure modes.
- c. ___ Define rules for mounting components—e.g., part size/mass versus mounting technique.
- d. ___ Define module mounting techniques—consider mounting bracket effects (e.g., resonance's).
- e. ___ Consider resonance's—conduct resonant search, failure modes, solutions.
- f. ___ Define vibration test for Design Verification—tailored to find defects in new design, should be failure oriented (overstressed). Type (sine, random, complex), frequency range, amplitude/PSD, axis, duration, monitored to detect intermittents.
- g. ___ Define vibration test for Qualification—mission life oriented. Type (sine, random, complex), frequency range, amplitude/PSD, axis, duration, monitored to detect intermittents.
- h. ___ Define vibration test for Production Acceptance—should include Environmental Stress Screening (ESS) tailored to reduce infant mortality and precipitate process problems. Type (sine, random, complex), frequency range, amplitude/PSD, axis, duration, monitored to detect intermittents.
- i. ___ Define shock test for Design Verification, Qualification, and Production Acceptance—similar to vibration above.
- j. ___ Conduct vibration/shock testing before climatic testing (if done separately).
- k. ___ Consider that vibration/shock combined with temperature cycling, humidity more realistic.
- l. ___ Define testing sample size—statistical significance, attribute or variable data, cost/time/test facility limitations.

3.4 Humidity/Splash/Dust Considerations (Components/Assemblies)

- a. ___ Address component/assembly sealing—gasketing, potting, etc.
- b. ___ Address connector integrity—type of connector (open, sealed, greased, etc).
- c. ___ Determine failure modes—shunt or series impedance.
- d. ___ Define test procedure for Design Verification—similar to 3.2, 3.3.
- e. ___ Define test procedure for Qualification—similar to 3.2, 3.3.
- f. ___ Define test procedure for Production Acceptance—similar to 3.2, 3.3.
- g. ___ Consider that more realistic if combined with temperature cycling, vibration.
- h. ___ Define testing sample size—statistical significance, attribute or variable data, cost/time/test facility limitations.

3.5 Burn In

- a. ___ Determine need, component versus assembly or both—field correlation, experiences, cost analysis.
- b. ___ Determine component burn-in requirements—which ones, more stress than assembly, minimizes rework. If ppm failure rates low, burn-in may make worse (handling, ESD).
- c. ___ Determine assembly burn-in requirements—thermal mass test considerations.
- d. ___ Define test conditions—elevated temperature and voltage accelerates failure modes (different times for different failure modes). Static, dynamic operation.
- e. ___ Determine optimum burn-in empirically—time versus temperature/voltage failure rates.
- f. ___ Consider combined powered thermal cycle and burn-in.
- g. ___ Define testing sample size—statistical significance, attribute or variable data, cost/time/test facility limitations.

3.6 Electromagnetic Compatibility (EMC)**3.6.1 COMPONENT (MODULE) LEVEL**

a. ____ Define Radiated Immunity requirements:

1. Low RF level (25 V/m)—represents low power (<10 W) transmitters located in/near vehicle. Also Radio, TV, Amateur, Land Mobile, etc., in vicinity of vehicle
2. Moderate RF level (50 V/m)—represents nearby transmitters (30 to 100 W), low power on-board transmitters in close proximity to electronics
3. High RF level (100 V/m)—represents high power (100 W) on-board transmitters.
4. Test procedures—SAE J1113

b. ____ Define Conducted Immunity requirements:

Supply Voltage:

1. Normally 10 to 16 V (at battery)—Reference charging system voltage versus temp.
2. Reverse battery (−14 V, includes servicing and vehicle assembly conditions).
3. Overvoltage—Failed regulator (19), double voltage jump start (24 V).
4. Cold start = 5 to 6 V.
5. Voltage dropouts—Contact bounce, ignition switch rotation, intermittent connections
6. Vehicle electrical system noise (e.g., Alternator ripple, load dump, switch arcing, inductive transients, groundshifts).
7. Address temperature for above conditions.
8. Test procedure—SAE J1113.

c. ____ Define Radiated Emissions requirements:

1. On-board entertainment/communications antennas and radio sensitivities determine specification limit.
2. Test procedures—SAE J1113

d. ____ Define Conducted Emissions requirements:

1. Similar intent as Radiated Emissions.
2. Test Procedures—SAE J1113

e. ____ Define Electrostatic Discharge (ESD) requirements:

1. Test for occupant touching in normal use, shipping/handling
2. Test procedure—SAE J1113

3.6.2 PCB LAYOUT RULES FOR EMC

- a. ____ Use ground plane for interconnecting circuit grounds—ideally greater than 50% of PCB area.
- b. ____ Minimize loop areas especially in high-speed digital circuits.
- c. ____ Minimize common impedance—sensitive circuits not shared with high rate of current change (dI/dT) circuits. $E = L * dI/dT$ (typically, $L = 25 \text{ nh/in}$).
- d. ____ Use decoupling capacitors very near IC's, especially microprocessors and high dI/dT circuits.
Use ground plane between capacitor and IC ground.
- e. ____ Input/Output filtering configurations—near entry of Input/Output, grounded via ground plane.

3.6.3 VEHICLE LEVEL CHECKLIST

3.6.3.1 Address vehicle EMC wiring guidelines:

- a. Low level signals—do not use sheet metal return.
- b. Maintain low resistance between body panels/structures.
- c. Avoid unterminated wires—acts as antenna.
- d. Sensitive wiring >5 cm from secondary ignition parts (e.g., ignition wires, coil, plugs, distributor).
- e. Test for wiring cross-coupling and correct (separation, twisting, etc).
- f. Twisted wires—effective low cost option for noise reduction.
- g. Wire shielding—verify need (usually needed for wire cross-coupling), insure coverage in area of noise, single point ground (drain wire short).
- h. Optimize wire routing near sheet metal.
- i. Analyze multiple grounds—ground loops.
- j. Inductive loads—test for noise and if excessive suppress.
- k. Insure reliability of ground connections to sheet metal.
- l. Ignition arc over—maintain separation, "non-conductors" may be conductive (e.g., carbon-loaded hoses, wet plastic).

3.6.3.2 Define vehicle EMC test procedures:

- a. Internally generated EMI—check interactions of subsystems under various conditions.
- b. Radiated immunity—10 KHz to 1 GHz or higher, powerlines, nearby lightning.
- c. Radiated emissions
- d. ESD
- e. Charging system anomalies—disconnected battery (engine running), load dump, malfunctioning regulator, reverse battery.
- f. Test Procedures—SAE J551

3.7 Circuit Design Checklist

3.7.1 GENERAL

- a. Implement Design Process:
 - 1. Must put emphasis on "Up-Front" part of process.
 - 2. Test for confirmation, not "catch all" at end of process.
 - 3. Technical Design Reviews, audits at various stages.
 - 4. Design change procedures.
 - 5. Closed loop failure analysis and corrective action plan—concern description, define root cause, containment, corrective actions, verification of containment/corrective actions, prevent recurrence.
 - 6. Analyze warranty returns—"non-defective returns" often >50% of returns. Normal reliability testing will often not find problems. Testing must emphasize module functionality (continuously monitored).
- b. Identify critical characteristics from customer perspective—Quality Functional Deployment (QFD).
- c. Conduct Fault Tree Analysis—Module, Subsystem, System (Before Circuit design).
- d. Conduct Failure Modes and Effects analysis—Module, Subsystem, System level (After circuit design).
- e. Conduct Criticality analysis (severity/probability of occurrence)—module, subsystem, system level.
- f. Define Limited operation strategy.

- g. ____ Consider that wiring harness reliability affects module warranty.
- h. ____ Address design for manufacturability—see process guidelines, Section 4.
- i. ____ Address design for testability.
- j. ____ Consider that breadboards may aggravate problems—long leads, poor ground(s).
- k. ____ Determine use of discrete versus custom circuits—cost, reliability, volume tradeoffs. For custom circuits, use pessimistic cost/timing.
- l. ____ Determine redundancy requirements—critical circuits.
- m. ____ Use bookshelf circuits where possible.
- n. ____ Maximize use of proven circuits.
- o. ____ Minimize number of parts.
- p. ____ Maximize use of standard parts and widest tolerances.
- q. ____ Use slowest speed technology consistent with function.
- r. ____ Where possible, include hysteresis on analog/digital circuits.
- s. ____ Terminate unused inputs to I.C.'s.
- t. ____ Consider relay precautions—e.g., diode increases dropout time, contact arcing, transients, contact sticking.
- u. ____ Determine potting, conformal coating requirements—where used, types, limitations.
- v. ____ Limit standby current.
- w. ____ Determine load power management strategy—when different loads turned on/off as voltage varies.
- x. ____ Allow for impedance buildup during system life.
- y. ____ Consider Derating.

3.7.2 COMPONENTS—SPECIFIC DEVICES

3.7.2.1 Resistors:

- a. ____ Address reliability concerns
- b. ____ Consider failure modes (e.g., opens most common)
- c. ____ Consider tolerances (initial, aging, temp)
- d. ____ Use in Safe Operating Area (power dissipation, volt, temp)
- e. ____ Consider ESD.

3.7.2.2 Capacitors:

- a. ____ Address reliability concerns
- b. ____ Consider failure modes (e.g., shorts, value change most common)
- c. ____ Consider tolerances (initial, aging, temp)
- d. ____ Use in Safe Operating Area (DC/transient voltage, temp, ripple current)
- e. ____ Consider ESD.

3.7.2.3 Connectors/interconnects:

- a. ____ Types: Between PCB's (e.g., individual wires, flat cable, flex cable), Pin/socket connector to wiring harness. Blade/socket connector to wiring harness.
- b. ____ Address reliability concerns, failure modes.
- c. ____ Address "Dry" circuits—low voltage, film buildup (low current = gold)
- d. ____ Consider insertion force.
- e. ____ Avoid IC sockets.
- f. ____ Account for voltage drops, intermittent connections, aging (increased resistance).

3.7.2.4 *Printed Circuit Boards (PCB's):*

- a. ___ Address reliability concerns, failure modes—Opens, shorts, warpage.
- b. ___ Avoid use of edge connectors (if applicable) to wiring harness—reliability subject to many parameters, e.g., plating uniformity, tolerances.
- c. ___ Define material selection.
- d. ___ Determine copper thickness (1 oz, 2 oz, 3 oz).
- e. ___ Consider tolerances.
- f. ___ Address thermal considerations (e.g., max temp rating, matching of thermal expansions, localized heating = delamination).
- g. ___ Address manufacturability criteria (see Section 4). Allow for process cleanliness (shunt resistance).
- h. ___ Address EMC criteria (see 3.6.2).

3.7.2.5 *Thick Film Substrates:*

- a. ___ Address reliability concerns, failure modes.
- b. ___ Determine material selection.
- c. ___ Consider tolerances.
- d. ___ Address thermal considerations (e.g., max temp rating, matching of thermal expansions).
- e. ___ Address manufacturability criteria (see Section 4).
- f. ___ Address EMC criteria (see 3.6.2).

3.7.2.6 *Transistors/Diodes/MOSFET's:*

- a. ___ Address reliability concerns, failure modes.
- b. ___ Consider tolerances (initial, aging, temp).
- c. ___ Consider diode/zenor response time to transients.
- d. ___ Use within Safe Operating Area (SOA). Transient conditions, temperature.
- e. ___ Use transistor base to emitter resistor.
- f. ___ Consider collector to housing stray capacitance for switching circuits—may cause radiated emissions.
- g. ___ Limit base/gate drive—fast drive into saturation creates noise, balance Electromagnetic Interference (EMI) with heat dissipation.
- h. ___ Consider ESD on MOSFET's—one of major failure modes.

3.7.2.7 *Linear (Op Amps, etc):*

- a. ___ Consider single supply limitations—input range usually does not include power supply rails, output loading determines voltage range.
- b. ___ Do not overdrive inputs—may drive output to power supply rail (transmits power supply noise).
- c. ___ High gain amplifier—stability, oscillations, stray capacitance, and inductance varies with temperature/sample.
- d. ___ Use Bode gain/phase plot analysis to determine stability margin.
- e. ___ Differential amps—consider all sources of unbalance to ground, DC and AC (e.g., capacitors, source impedance).
- f. ___ Differential amps limited in rejection of common mode signals at higher frequencies.
- g. ___ Use op amp internal compensation capacitor, if accessible, for filtering (acts as non-linear filter).
- h. ___ Voltage follower latch up—input levels too high.
- i. ___ Avoid high impedances.

3.7.2.8 *Digital (microprocessors, etc.):*

- a. ____ Consider fanout limitations—e.g., loading affects propagation delays especially for CMOS.
- b. ____ Verify logic levels compatible over min. and max. temperature/specification limits.
- c. ____ Maximize logic levels margins (e.g., V low max and V high min).
- d. ____ CMOS—latchup when input > power supply or < ground.
- e. ____ Microprocessor clock—verify operation, including start up, under all temperature and power supply transitions.
- f. ____ Other microprocessor topics—address reset, low voltage inhibit, I/O pin assignment, A/D inputs, interrupts, timer/PWM.

3.7.3 MODULE INPUTS

- a. ____ Protect for shorts to ground/power.
- b. ____ Switch requirements—consider contact material/pressure, type of connector, minimum voltage/current for oxidation burn through (dry circuits).
- c. ____ Allow for contact resistance, shunt resistance (connectors, harness).
- d. ____ Maximize input thresholds for noise immunity.
- e. ____ Maximize input filtering considering maximum signal information delay, minimum signal pulse width to be recognized, fastest signal rate of change (dV/dT).
- f. ____ Verify shared sensors compatible—i.e., one sensor to multiple modules.

3.7.4 MODULE OUTPUTS

- a. ____ Protect for shorts to ground/power.
- b. ____ Verify inductive driver transient protection.
- c. ____ Output driver current source versus current sink considerations—current source has same failure mode (wiring short or open).
- d. ____ Limit high-current actuator transition times (without overheating)—generates noise, wiring harness ringing.
- e. ____ H—Bridge driver—ensure both drivers in each leg not on simultaneously during transitions.

3.7.5 POWER SUPPLY RELATED

- a. ____ Verify circuits compatible with run—start—run cycle (starting) et al.
- b. ____ Verify power up/down sequence.
- c. ____ Consider overvoltage, undervoltage, reverse voltage, load dump.
- d. ____ Address power supply protection schemes.
- e. ____ Address power supply regulator response time—not too fast or may be noise sensitive.
- f. ____ Verify stability over temp—transient response on input and output.
- g. ____ Power supply capacitor design—e.g., aluminum electrolytic voltage/temperature, ripple calculations.
- h. ____ Avoid voltage divider circuits, if used consider worst-case power supply voltages.
- i. ____ Minimum current draw may deregulate power supply.
- j. ____ Consider that two power supplies may cause latch up if not tracking.
- k. ____ For mixed technologies (e.g., CMOS, TTL), power up/down may produce errors due to different valid/invalid levels.

3.7.6 ELECTRICAL OVERSTRESS

- a. ___ Address ignition arc over design considerations for underhood applications.
- b. ___ Address transient protection—Resistor, Capacitor, R/C, clamps (e.g., zener, diode).
- c. ___ All circuits connected to main power, or through loads to main power, must withstand electrical overstress.
- d. ___ Shutdown circuits must have fast response.
- e. ___ Address ESD protection: Often misanalyzed as electrical overstress. Part (e.g., IC) protection limited—too slow (ESD <5 ns). Use Resistor, Capacitor, R/C, clamps—consider high peak voltage.

3.7.7 CIRCUIT TOLERANCE/ANALYSIS

- a. ___ Conduct circuit/tolerance analysis:
 - 1. Use combination of Worst-Case Analysis (WCA), Probabilities, Sensitivities, Risk Assessment and Design Centering.
 - 2. Monte Carlo method—determines "likely" performance, useful for complex circuits.
 - 3. Design of Experiments, Taguchi methods.
- b. ___ Determine simulation requirements—Realistic assumptions, must correlate with bench, not substitute for analysis.
- c. ___ Determine Reliability Prediction models used for assembly:
 - 1. Major concerns for electronic modules are not catastrophic—mainly functionality issues.
 - 2. Use field experience—reliability growth model, similar equipment, complexity/function, physics of failure.
 - 3. Mil-Std 217—Limited use, narrow focus, does not address major "real world" concerns.
- d. ___ Conduct sneak circuit analysis.

3.8 Software

- a. ___ Use modularization.
- b. ___ Optimize decoupling with other software modules.
- c. ___ Design for testability.
- d. ___ Determine documentation requirements.
- e. ___ Allow sufficient time for testing and debug—can be as much as design and coding.
- f. ___ Determine software module testing—simulation on mainframe.
- g. ___ Define static (change inputs manually) bench testing of system (total program).
- h. ___ Define dynamic (many combinations of inputs) design verification on mainframe simulator.
- i. ___ Address fault tolerance—e.g., inputs within realistic limits (e.g., dV/dT, dFreq./dT, edges, change in A/D counts), revert to old data, ignore, try again.
- j. ___ Define watchdog timer strategy and implementation.
- k. ___ Define low voltage reset strategy.
- l. ___ Define software noise immunity strategies and limitations.
- m. ___ Define switch contact bounce strategy.
- n. ___ Determine software development tools—portable engineering and calibration consoles.
- o. ___ Determine vehicle testing program.

3.9 Diagnostics

- a. ___ Determine what functions to check—assign probability/severity index.
- b. ___ Determine diagnostic troubleshooting procedures—philosophy, documentation.
- c. ___ Diagnostics considered in warranty analysis.
- d. ___ Define built in monitor circuits.
- e. ___ Determine warning indicator requirements—e.g., instrument panel light.
- f. ___ Address intermittents—how to precipitate, store in non-volatile memory.
- g. ___ Define self test methodology—factory and field service.
- h. ___ Determine test equipment requirements.
- i. ___ Define software memory allocation.

3.10 Repairability

- a. ___ Determine level (module replace versus sub-module replace).
- b. ___ Consider module partitioning for repair.
- c. ___ Consider cost models based on warranty forecasting.
- d. ___ Factor accessibility—harder to replace item within system will have better warranty.
- e. ___ Address, remanufacturing (if applicable), rework considerations, including vehicle In-Plant repair.

4. **Process Checklist**—The manufacture of electronic components/modules is a process that is continually being changed. These guidelines are basically intended for the module design engineer so that a greater appreciation of what is involved can be obtained and considered in the early design stages.

4.1 Through Hole (TH) Technology

4.1.1 GENERAL TH DESIGN CHECKLIST

- a. ___ For single-sided PCB, conductor width = 0.012 in minimum (conservative), 0.008 in (realistic).
- b. ___ For double-sided PCB, power/ground conductor width = 0.016 in minimum. Signal conductor width = 0.012 in minimum (conservative), 0.008 in (realistic).
- c. ___ Plated through hole (PTH) pad diameter = or > 2 x hole diameter.
- d. ___ PTH diameter = or > 40% of material thickness.
- e. ___ PTH double-sided—hole diameter 0.010 to 0.028 in > lead diameter.
- f. ___ PTH single-sided—hole diameter 0.005 to 0.020 in > lead diameter.
- g. ___ Do not use sharp corners for conductor traces.
- h. ___ Web between holes—for punched holes = 0.060 in minimum or 1.5 times hole diameter, whichever is greater. For drilled holes = 0.035 in minimum.
- i. ___ Warpage—balance copper density within 30% both sides. For large copper areas (e.g., ground plane), use voids at random intervals.
- j. ___ Use thermal relief around component holes in large copper areas.
- k. ___ Auto insertion—hole diameter > 0.015 in over lead diam min.
- l. ___ Lead formed double kink parts for PTH—euroform type preferred, stress relief, trapped gas in PTH area.
- m. ___ For clinched leads, use tear drop pads—more bonding area.
- n. ___ Solder mask—types (screened, dry film).