
**Road vehicles — Local Interconnect
Network (LIN) —**

Part 7:
**Electrical Physical Layer (EPL)
conformance test specification**

Véhicules routiers — Réseau Internet local (LIN) —

*Partie 7: Spécification d'essai de conformité de la couche électrique
physique (EPL)*



STANDARDSISO.COM : Click to view the full PDF of ISO 17987-7:2016



COPYRIGHT PROTECTED DOCUMENT

© ISO 2016, Published in Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized otherwise in any form or by any means, electronic or mechanical, including photocopying, or posting on the internet or an intranet, without prior written permission. Permission can be requested from either ISO at the address below or ISO's member body in the country of the requester.

ISO copyright office
Ch. de Blandonnet 8 • CP 401
CH-1214 Vernier, Geneva, Switzerland
Tel. +41 22 749 01 11
Fax +41 22 749 09 47
copyright@iso.org
www.iso.org

Contents

	Page
Foreword	v
Introduction	vi
1 Scope	1
2 Normative references	1
3 Terms, definitions, symbols and abbreviated terms	1
3.1 Terms and definitions	1
3.2 Symbols	1
3.3 Abbreviated terms	4
4 Conventions	5
5 EPL 12 V LIN devices with RX and TX access	5
5.1 Test specification overview	5
5.1.1 Test case organization	5
5.1.2 Measurement and signal generation requirements	6
5.2 Operational conditions — Calibration	7
5.2.1 Electrical input/output, LIN protocol	7
5.2.2 [EPL-CT 1] Operating voltage range	7
5.2.3 Threshold voltages	8
5.2.4 [EPL-CT 5] Variation of $V_{SUP_NON_OP}$	12
5.2.5 I_{BUS} under several conditions	13
5.2.6 Slope control	16
5.2.7 Propagation delay	19
5.2.8 Supply voltage offset	21
5.2.9 Failure	28
5.2.10 [EPL-CT 22] Verifying internal capacitance and dynamic interference — IUT as slave	30
5.3 Operation mode termination	32
5.3.1 General	32
5.3.2 [EPL-CT 23] Measuring internal resistor — IUT as slave	33
5.3.3 [EPL-CT 24] Measuring internal resistor — IUT as master	34
5.4 Static test cases	34
6 EPL 12 V LIN devices without RX and TX access	38
6.1 Test specification overview	38
6.2 Communication scheme	38
6.2.1 General	38
6.2.2 IUT as slave	38
6.2.3 IUT as master	39
6.2.4 IUT class C device	40
6.3 Test case organization	42
6.4 Measurement and signal generation — Requirements	43
6.4.1 Data generation	43
6.4.2 Various requirements	45
6.5 Operational conditions — Calibration	45
6.5.1 Electrical input/output, LIN protocol	45
6.5.2 [EPL-CT 25] Operating voltage range	45
6.5.3 Threshold voltages	47
6.5.4 [EPL-CT 29] Variation of $V_{SUP_NON_OP} \in [-0,3 \text{ V to } 7,0 \text{ V}]$, [18 V to 40 V]	51
6.5.5 I_{BUS} under several conditions	52
6.5.6 Slope control	55
6.5.7 [EPL-CT 35] Propagation delay	59
6.5.8 Supply voltage offset	65
6.5.9 Failure	74

6.5.10	[EPL-CT 48] Verifying internal capacitance and dynamic interference — IUT as slave	76
6.6	Operation mode termination	78
6.6.1	General	78
6.6.2	[EPL-CT 49] Measuring internal resistor — IUT as slave	79
6.6.3	[EPL-CT 50] Measuring internal resistor — IUT as master	79
6.7	Static test cases	79
7	EPL 24 V LIN devices with RX and TX access	82
7.1	Test specification overview	83
7.1.1	Test case organization	83
7.1.2	Measurement and signal generation — Requirements	83
7.2	Operational conditions — Calibration	84
7.2.1	Electrical input/output, LIN protocol	84
7.2.2	[EPL-CT 51] Operating voltage range	84
7.2.3	Threshold voltages	86
7.2.4	[EPL-CT 55] Variation of $V_{SUP_NON_OP}$	90
7.2.5	I_{BUS} under several conditions	91
7.2.6	Slope control	94
7.2.7	Propagation delay	97
7.2.8	Supply voltage offset	98
7.2.9	Failure	112
7.2.10	[EPL-CT 80] Verifying internal capacitance and dynamic interference — IUT as slave	114
7.3	Operation mode termination	116
7.3.1	General	116
7.3.2	[EPL-CT 81] Measuring internal resistor — IUT as slave	117
7.3.3	[EPL-CT 82] Measuring internal resistor — IUT as master	117
7.4	Static test cases	118
8	EPL 24 V LIN devices without RX and TX access	121
8.1	Test specification overview	121
8.2	Communication scheme	121
8.2.1	Overview	121
8.2.2	IUT as slave	122
8.2.3	IUT as master	122
8.2.4	IUT Class C device	123
8.3	Test case organization	125
8.4	Measurement and signal generation — Requirements	126
8.4.1	Data generation	126
8.4.2	Various requirements	128
8.5	Operational conditions — Calibration	128
8.5.1	Electrical input/output, LIN protocol	128
8.5.2	[EPL-CT 83] Operating voltage range	128
8.5.3	Threshold voltages	130
8.5.4	[EPL-CT 87] Variation of $V_{SUP_NON_OP} \in [-0,3 \text{ V to } 7,0 \text{ V}], [18 \text{ V to } 58 \text{ V}]$	135
8.5.5	I_{BUS} under several conditions	137
8.5.6	Slope control	141
8.5.7	[EPL-CT 93] Propagation delay	146
8.5.8	Supply voltage offset	151
8.5.9	Failure	164
8.5.10	[EPL-CT 106] Verifying internal capacitance and dynamic interference — IUT as slave	166
8.6	Operation mode termination	167
8.6.1	General	167
8.6.2	[EPL-CT 107] Measuring internal resistor — IUT as slave	168
8.6.3	[EPL-CT 108] Measuring internal resistor — IUT as master	168
8.7	Static test cases	169
	Bibliography	172

Foreword

ISO (the International Organization for Standardization) is a worldwide federation of national standards bodies (ISO member bodies). The work of preparing International Standards is normally carried out through ISO technical committees. Each member body interested in a subject for which a technical committee has been established has the right to be represented on that committee. International organizations, governmental and non-governmental, in liaison with ISO, also take part in the work. ISO collaborates closely with the International Electrotechnical Commission (IEC) on all matters of electrotechnical standardization.

The procedures used to develop this document and those intended for its further maintenance are described in the ISO/IEC Directives, Part 1. In particular the different approval criteria needed for the different types of ISO documents should be noted. This document was drafted in accordance with the editorial rules of the ISO/IEC Directives, Part 2 (see www.iso.org/directives).

Attention is drawn to the possibility that some of the elements of this document may be the subject of patent rights. ISO shall not be held responsible for identifying any or all such patent rights. Details of any patent rights identified during the development of the document will be in the Introduction and/or on the ISO list of patent declarations received (see www.iso.org/patents).

Any trade name used in this document is information given for the convenience of users and does not constitute an endorsement.

For an explanation on the meaning of ISO specific terms and expressions related to conformity assessment, as well as information about ISO's adherence to the World Trade Organization (WTO) principles in the Technical Barriers to Trade (TBT) see the following URL: www.iso.org/iso/foreword.html.

The committee responsible for this document is ISO/TC 22, *Road vehicles*, Subcommittee SC 31, *Electrical and electronic equipment*.

A list of all parts in the ISO 17987 series can be found on the ISO website.

Introduction

The LIN protocol as proposed is an automotive focused low-speed universal asynchronous receiver transmitter (UART)-based network. Some of the key characteristics of the Local Interconnect Network (LIN) protocol are signal-based communication, schedule table-based frame transfer, master/slave communication with error detection, node configuration and diagnostic service transportation.

The LIN protocol is for low-cost automotive control applications, for example, door module and air condition systems. It serves as a communication infrastructure for low-speed control applications in vehicles by providing

- signal-based communication to exchange information between applications in different nodes,
- bitrate support from 1 kbit/s to 20 kbit/s,
- deterministic schedule table-based frame communication,
- network management that wakes up and puts the LIN cluster into sleep mode in a controlled manner,
- status management that provides error handling and error signalling,
- transport layer that allows large amount of data to be transported (such as diagnostic services),
- specification of how to handle diagnostic services,
- electrical physical layer specifications,
- node description language describing properties of slave nodes,
- network description file describing behaviour of communication, and
- application programmer's interface.

ISO 17987 (all parts) is based on the open systems interconnection (OSI) basic reference model as specified in ISO/IEC 7498-1 which structures communication systems into seven layers.

The OSI model structures data communication into seven layers called (top down) *application layer* (layer 7), *presentation layer*, *session layer*, *transport layer*, *network layer*, *data link layer* and *physical layer* (layer 1). A subset of these layers is used in ISO 17987 (all parts).

ISO 17987 (all parts) distinguishes between the services provided by a layer to the layer above it and the protocol used by the layer to send a message between the peer entities of that layer. The reason for this distinction is to make the services, especially the application layer services and the transport layer services, reusable also for other types of networks than LIN. In this way, the protocol is hidden from the service user and it is possible to change the protocol if special system requirements demand it.

ISO 17987 (all parts) provides all documents and references required to support the implementation of the requirements related to the following:

- ISO 17987-1: This part provides an overview of the ISO 17987 (all parts) and structure along with the use case definitions and a common set of resources (definitions, references) for use by all subsequent parts.
- ISO 17987-2: This part specifies the requirements related to the transport protocol and the network layer requirements to transport the PDU of a message between LIN nodes.
- ISO 17987-3: This part specifies the requirements for implementations of the LIN protocol on the logical level of abstraction. Hardware related properties are hidden in the defined constraints.
- ISO 17987-4: This part specifies the requirements for implementations of active hardware components which are necessary to interconnect the protocol implementation.

- ISO/TR 17987-5: This part specifies the LIN application programmers interface (API) and the node configuration and identification services. The node configuration and identification services are specified in the API and define how a slave node is configured and how a slave node uses the identification service.
- ISO 17987-6: This part specifies tests to check the conformance of the LIN protocol implementation according to ISO 17987-2 and ISO 17987-3. This comprises tests for the data link layer, the network layer and the transport layer.
- ISO 17987-7: This part specifies tests to check the conformance of the LIN electrical physical layer implementation (logical level of abstraction) according to ISO 17987-4.

STANDARDSISO.COM : Click to view the full PDF of ISO 17987-7:2016

[STANDARDSISO.COM](https://standardsiso.com) : Click to view the full PDF of ISO 17987-7:2016

Road vehicles — Local Interconnect Network (LIN) —

Part 7:

Electrical Physical Layer (EPL) conformance test specification

1 Scope

This document specifies the conformance test for the electrical physical layer (EPL) of the LIN communications system. It is part of this document to define a test that considers ISO 9646 and ISO 17987-4.

The purpose of this document is to provide a standardized way to verify whether a LIN bus driver is compliant to ISO 17987-4. The primary motivation is to ensure a level of interoperability of LIN bus drivers from different sources in a system environment.

This document provides all the necessary technical information to ensure that test results are consistent even on different test systems, provided that the particular test suite and the test system are compliant to the content of this document.

2 Normative references

The following documents are referred to in text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

ISO 17987-4:2016, *Road vehicles — Local Interconnect Network (LIN) — Part 4: Electrical Physical Layer (EPL) specification 12V/24V*

3 Terms, definitions, symbols and abbreviated terms

3.1 Terms and definitions

For the purposes of this document, the terms and definitions in ISO 17987-4 and ISO 17987-6 apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

NOTE This also includes the device classification of ISO 17987-6:2016, 5.6 into class A/B/C for the different ECU and transceiver types.

3.2 Symbols

%	Percentage
µs	Microsecond
C1/2	capacitance

ISO 17987-7:2016(E)

C_{COMMON}	capacitance in the communication line
C_{LINE}	line capacitance
C_{BUS}	total bus capacitance
C_{MASTER}	capacitance of master node
C_{REF}	reference capacitance
C_{RXD}	RXD capacitance (LIN receiver, RXD capacitive load condition)
C_{SLAVE}	capacitance of slave node
\in	mathematical symbol: replacement for “is an element of”
d^2V/dt^2	second derivative of Voltage (Volt ² per second ²)
di/dt	instantaneous rate of current change (amps per second)
D1/2	diode
D_{ser_int}	serial internal diode at transceiver IC
D_{ser_master}	serial master diode
F_{TS}	test system bit rate
I_{BUS}	current into the ECU bus line
I_{BUS_LIM}	current limitation for driver dominant state driver on $V_{BUS} = V_{BAT_max}$ into ECU bus line
$I_{BUS_NO_BAT}$	current at ECU bus line when V_{BAT} is disconnected
$I_{BUS_NO_GND}$	current at ECU bus line when V_{GND_ECU} is disconnected
$I_{BUS_PAS_dom}$	current at ECU bus line when driver off (passive) at dominant LIN-bus-level (12 V LIN devices: $V_{BUS} = 0$ V and $V_{BAT} = 12$ V; 24 V LIN devices: $V_{BUS} = 0$ V and $V_{BAT} = 24$ V)
$I_{BUS_PAS_rec}$	current at ECU bus line when driver off (passive) at recessive LIN-bus-level (12 V LIN devices: 8 V < $V_{BAT} < 18$ V; 8 V < $V_{BUS} < 18$ V; $V_{BUS} \geq V_{BAT}$; 24 V LIN devices: 16 V < $V_{BAT} < 36$ V; 16 V < $V_{BUS} < 36$ V; $V_{BUS} \geq V_{BAT}$)
GND_{Device}	GND of ECU
k Ω	kilo ohm
kbit/s	kilo bit per second
LEN_{BUS}	total length of bus line
LIN_{Bus}	LIN network
ms	millisecond
nF	nano farad
pF	pico farad
pF/m	pico farad per meter (line capacitance)

R1/2	resistor
R _{COMMON}	resistor in the communication line
R _{BUS}	total bus-resistor including all slave and master resistors $R_{BUS} = R_{Master} R_{Slave1} R_{Slave2} \dots R_{SlaveN}$
R _{REF}	reference resistor
R _{master}	master resistor
R _{pull_up}	pull-up resistor
R _{slave}	slave resistor
t _{BFS}	byte field synchronization time
t _{BIT}	basic bit times
t _{EBS}	earliest bit sample time
t _{rx_pd}	propagation delay of receiver
t _{rx_sym}	symmetry of receiver propagation delay rising edge propagation delay of receiver
t _{LBS}	latest bit sample time
t _{rx_pdf(1)}	propagation delay time of receiving node 1 at falling (recessive to dominant) LIN bus edge
t _{rx_pdf(2)}	propagation delay time of receiving node 2 at falling (recessive to dominant) LIN bus edge
t _{rx_pdr(1)}	propagation delay time of receiving node 1 at rising (dominant to recessive) LIN bus edge
t _{rx_pdr(2)}	propagation delay time of receiving node 2 at rising (dominant to recessive) LIN bus edge
t _{SR}	sample window repetition time
TH _{Dom(max)}	maximum dominant threshold of receiving node (volt)
TH _{Dom(min)}	minimum dominant threshold of receiving node (volt)
TH _{Rec(max)}	maximum recessive threshold of receiving node (volt)
TH _{Rec(min)}	minimum recessive threshold of receiving node (volt)
V	voltage
V _{ANODE}	voltage at the anode of the diode
V _{BAT}	voltage across the ECU supply connectors
V _{BATTERY}	voltage across the vehicle battery connectors
V _{BS1/2}	battery shift
V _{BUS}	voltage on the LIN bus
V _{BUS_CNT}	centre point of receiver threshold
V _{BUS_dom}	receiver dominant voltage
V _{BUS_rec}	receiver recessive voltage

ISO 17987-7:2016(E)

V_{CATHODE}	voltage at the cathode of the diode
$V_{\text{CC1/2}}$	positive power supply voltage (e.g. 5 V)
$V_{\text{D1/2}}$	voltage at diode between anode and cathode
V_{Dom}	dominant voltage
$V_{\text{GND1/2}}$	ground shift
$V_{\text{GND_BATTERY}}$	battery ground voltage
$V_{\text{GND_ECU}}$	voltage on the local ECU ground connector with respect to vehicle battery ground connector ($V_{\text{GND_BATTERY}}$)
V_{HYS}	receiver hysteresis voltage
V_{IUT}	voltage at IUT supply pins
$V_{\text{PS1/2}}$	voltage at remote power supply no. 1/no. 2
V_{Rec}	recessive voltage
V_{SerDiode}	voltage drop at the serial diodes
$V_{\text{Shift_BAT}}$	battery shift
$V_{\text{Shift_Difference}}$	difference between battery shift and GND shift
$V_{\text{Shift_GND}}$	GND shift
V_{SUP}	voltage at transceiver supply pins
$V_{\text{SUP_NON_OP}}$	voltage which the device is not destroyed; no guarantee of correct operation
$V_{\text{th_dom}}$	receiver threshold voltage of the recessive to dominant LIN bus edge
$V_{\text{th_rec}}$	receiver threshold voltage of the dominant to recessive LIN bus edge
$\Delta F/F_{\text{Nom}}$	deviation from nominal bit rate
τ	time constant
Ω	ohm

3.3 Abbreviated terms

AC	alternate current
API	application programmers interface
ASIC	application specific integrated circuit
BFS	byte field synchronization
DC	direct current
EBS	earliest bit sample
EMC	electromagnetic compatibility

EMI	electromagnetic interference
EPL	electrical physical layer
ESD	electrostatic discharge
GND	ground
IUT	implementation under test
LBS	latest bit sample
Max.	maximum
Min.	minimum
no.	number
OSI	open systems interconnection
PDU	protocol data unit
RC	RC time constant τ ($\tau = C_{BUS} \times R_{BUS}$)
RX	RX pin of the transceiver
RXD	receive data
SBC	system basis chip
SR	sample window repetition
TRX	transceiver
TX	TX pin of the transceiver
TXD	transmit data
Typ	typical
UART	universal asynchronous receiver transmitter

4 Conventions

ISO 17987 (all parts) is based on the conventions specified in the OSI Service Conventions (ISO/IEC 10731) as they apply for physical layer, data link layer, network and transport protocol and diagnostic services.

5 EPL 12 V LIN devices with RX and TX access

This clause addresses class A and class B devices.

5.1 Test specification overview

5.1.1 Test case organization

The intention of each test case is described at first, with a short textual explanation. Before tests are executed, the test system shall be set to its initial state as described in [5.2](#).

The test procedure and the expected results are described in the form of a chart for each test case. [Table 1](#) is a typical test description and defines the test case organization.

Table 1 — Test case organization

IUT node as	Class A/B/C device as master or slave or both	Corresponding test number TC x, TC y, where x, y are the test case number
Initial state	Parameters:	
	Number of nodes	Number of node in the test implementation
	Bus loads	In order to simulate a LIN network
	Operational conditions:	
	IUT mode	Operation mode for the IUT (e.g. normal mode, low power mode, ...).
	TX signal	State of TX pin at the beginning of the test.
	RX signal	Logical output voltages of the Rx pin corresponding to recessive/dominant level at the LIN pin are taken from the datasheet of the IUT.
	V_{BAT} , V_{SUP} , V_{IUT} , V_{CC} , $V_{PS1/2}$, V_{BUS}	Value in volt
	Failure	In order to set failure at
GND Shift	Value in volt	
Test steps	Describe the test stages.	
Response	Describe the result expected in order to decide if the test passed or failed.	
Reference	Corresponding number in ISO 17987-4.	

IUT may be a master or slave ECU or an individual transceiver chip. The RX, TX and V_{SUP} signals shall be accessible for proper test execution. It is recommended to test with RX/TX access, if not possible, testing according the specification without RX/TX access (see [Clause 6](#)) is accepted. Depending on the type of IUT, the supply voltage is V_{BAT} for ECU or V_{SUP} for a chip, referred to as V_{IUT} in this description.

5.1.2 Measurement and signal generation requirements

[Table 2](#) defines the requirements in measurement and signal generation.

Table 2 — Measurement and signal generation requirements

Signal generation:	Rise/Fall time	<20 ns (square wave) <40 ns (triangle)	
	Frequency	20 ppm	
	Jitter	<25 ns	
Signal measurement:	Dynamic signals:		Oscilloscope 100 MHz rise time ≤3,5 ns
	Static signals:	DC voltage	0,5 %
		DC current	0,6 %
		Resistance	0,5 %
Power Supply (V_{BAT} , V_{SUP} , V_{IUT} , V_{CC} , $V_{PS1/2}$, V_{BUS})	Resolution	10 mV/1 mA	
	Accuracy	0,2 % of value	

5.2 Operational conditions — Calibration

5.2.1 Electrical input/output, LIN protocol

The initial configuration for each test case is defined here. Any requirements for individual tests are specified with the test case.

[Table 3](#) defines the initial state of electrical input/output.

Table 3 — Initial state of electrical input/output

Initial state	Parameters:	
	Number of nodes	1
	Bus loads	—
	Operational conditions:	
	IUT mode	Set to normal/active mode
	TX signal	Recessive
	V_{BAT} , V_{SUP} , V_{IUT} , V_{CC} , $V_{PS1/2}$, V_{BUS}	Specified for each test
	Failure	No failure
	GND shift	0 V

5.2.2 [EPL-CT 1] Operating voltage range

This test shall ensure the correct operation in the valid supply voltage ranges, by correct reception of dominant bits. The IUT is therefore supplied with an increasing/decreasing voltage ramp.

[Figure 1](#) shows the test configuration of the test system “Operating voltage range with RX and TX access”.




Figure 1 — Test system: Operating voltage range with RX and TX access

[Table 4](#) defines the test system “Operating voltage range with RX and TX access”.

Table 4 — Test system: Operating voltage range with RX and TX access

IUT node as	Class B device as master or slave Class A device	[EPL-CT 1].1, [EPL-CT 1].2
Initial state	Operational conditions: V_{IUT} : [V_{SUP}/V_{BAT}]	Table 5
Test steps	A voltage ramp is set on the V_{SUP}/V_{BAT} as defined in Table 5 . The LIN signal is driven with a 10 kHz rectangular signal with a duty cycle of 50 % and a voltage swing of 18 V. The IUT shall be in operational/active mode	
Response	The RX pin of the IUT shall show the 10 kHz signal. A maximum deviation of 10 % (time, voltage) is allowed (see Figure 2).	
Reference	ISO 17987-4:2016, Table 10, Param 9, Param 10	

[Figure 2](#) shows the RX response of the test system “Operating voltage range”.




Figure 2 — RX response of test system: Operating voltage range

[Table 5](#) defines the test cases for “Operating voltage ramp”.

Table 5 — Test cases: Operating voltage ramp

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	Signal ramp
[EPL-CT 1].1	[7,0 V to 18 V]/[8,0 V to 18 V]	0,1 V/s
[EPL-CT 1].2	[18 V to 7,0 V]/[18 V to 8,0 V]	0,1 V/s

5.2.3 Threshold voltages

5.2.3.1 General

This group of tests checks whether the receiver threshold voltages of the IUT are implemented correctly within the entire specified operating supply voltage range. The LIN bus voltage is driven with a voltage ramp checking the entire dominant and recessive signal area with respect to the applied supply voltage. In [5.2.3.2](#) and [5.2.3.3](#), the signal shall stay continuously on recessive or dominant level depending on the test case. In [5.2.3.4](#), the RX output transition is detected. [Figure 3](#) shows the triangle signal on the LIN bus.




Figure 3 — Triangle signal on the LIN bus

5.2.3.2 [EPL-CT 2] IUT as receiver: V_{SUP} at V_{BUS_dom} (down)

Figure 4 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.




Figure 4 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

Table 6 defines the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.

Table 6 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

IUT node as	Class A device	[EPL-CT 2].1, [EPL-CT 2].2, [EPL-CT 2].3
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}]	Table 7
Test steps	A triangle signal with $f = 20$ Hz and symmetry of 50 % is set on the LIN Bus (see Figure 3).	
Response	The IUT shall generate a dominant or recessive value on RX as defined on Table 7 during the falling slope of the triangle signal.	
Reference	ISO 17987-4:2016, Table 10, Param 17, Param 18	
	ISO 17987-4:2016, Figure 4	

Table 7 defines the test cases for the falling slope of the triangle signal on the LIN bus.

Table 7 — Test cases: Falling slope of the triangle signal on the LIN bus

EPL-CT-TC	V_{IUT} : [V_{SUP}]	Signal range	Expected RX signal
[EPL-CT 2].1	7 V	[18 V to 4,2 V]	Recessive
		[2,8 V to -1,05 V]	Dominant
[EPL-CT 2].2	14 V	[18 V to 8,4 V]	Recessive
		[5,6 V to -2,1 V]	Dominant
[EPL-CT 2].3	18 V	[20,7 V to 10,8 V]	Recessive
		[7,2 V to -2,7 V]	Dominant

5.2.3.3 [EPL-CT 3] IUT as receiver: V_{SUP} at V_{BUS_rec} (up)

Figure 5 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.




Figure 5 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

Table 8 defines the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.

Table 8 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

IUT node as	Class A device	[EPL-CT 3].1, [EPL-CT 3].2, [EPL-CT 3].3
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}]	Table 9
Test steps	A triangle signal with $f = 20$ Hz and symmetry of 50 % is set on the LIN Bus (see Figure 3).	
Response	The IUT shall generate a dominant or recessive value on RX as defined on Table 9 during the rising slope of the triangle signal.	
Reference	ISO 17987-4:2016, Table 10, Param 17, Param 18	
	ISO 17987-4:2016, Figure 4	

Table 9 defines the test cases for the rising slope of the triangle signal on the LIN bus.

Table 9 — Test cases: Rising slope of the triangle signal on the LIN bus

EPL-CT-TC	V_{IUT} : [V_{SUP}]	Signal range	Expected RX signal
[EPL-CT 3].1	7 V	[-1,05 V to 2,8 V]	Dominant
		[4,2 V to 18 V]	Recessive
[EPL-CT 3].2	14 V	[-2,1 V to 5,2 V]	Dominant
		[7,8 V to 18 V]	Recessive
[EPL-CT 3].3	18 V	[-2,7 V to 7,2 V]	Dominant
		[10,8 V to 20,7 V]	Recessive

5.2.3.4 [EPL-CT 4] IUT as receiver: V_{SUP} at V_{BUS}

This test shall verify the symmetry of the receiver thresholds. For this purpose a voltage ramp on V_{BUS} shows the required threshold values.

Figure 6 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS} ”.




Figure 6 — Test system: IUT as receiver V_{SUP} at V_{BUS}

Table 10 defines the test system “IUT as receiver V_{SUP} at V_{BUS} ”.

Table 10 — Test system: IUT as receiver V_{SUP} at V_{BUS}

IUT node as	Class A device	[EPL-CT 4].1, [EPL-CT 4].2, [EPL-CT 4].3
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}]	Table 11
Test steps	A triangle signal with $f = 20$ Hz and symmetry of 50 % is set on the LIN Bus (see Figure 3).	
Response	The RX output of the IUT shall switch from dominant to recessive when the LIN bus voltage ramps up and it shall switch from recessive to dominant when the LIN bus voltage ramps down.	
	The RX output transition shall meet the following conditions: — $V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$ in the range of $(0,475 \text{ to } 0,525) \times V_{SUP}$ — $V_{HYS} = V_{th_rec} - V_{th_dom}$ shall be less than $0,175 \times V_{SUP}$	
Reference	ISO 17987-4:2016, Table 10, Param 19, Param 20	

[Table 11](#) defines the test cases for “IUT as receiver V_{SUP} at V_{BUS} ”.

Table 11 — Test cases: IUT as receiver V_{SUP} at V_{BUS}

EPL-CT-TC	V_{IUT} : [V_{SUP}]	Signal range
[EPL-CT 4].1	7 V	[-1,05 V to 8,05 V] up [8,05 V to -1,05 V] down
[EPL-CT 4].2	14 V	[-2,1 V to 16,1 V] up [16,1 V to -2,1 V] down
[EPL-CT 4].3	18 V	[-2,7 V to 20,7 V] up [20,7 V to -2,7 V] down

5.2.4 [EPL-CT 5] Variation of $V_{SUP_NON_OP}$

Variation of $V_{SUP_NON_OP}$ shall be checked within this test, whether the IUT influences the bus during under voltage and over voltage conditions.

[Figure 7](#) shows the test configuration of the test system “Variation of $V_{SUP_NON_OP}$ ”.




Figure 7 — Test system: Variation of $V_{SUP_NON_OP}$

Table 12 defines the test system “Variation of $V_{SUP_NON_OP}$ ”.

Table 12 — Test system: Variation of $V_{SUP_NON_OP}$

IUT node as	Class B device as master	[EPL-CT 5].1
	Class B device as slave	[EPL-CT 5].2
	Class A device	[EPL-CT 5].3
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}]	V_{IUT} Signal with a 1 V/s ramp in the range see Table 13
	V_{IUT} ; V_{PS2}	See Table 13
	Bus load	See Table 13
Test steps	A voltage ramp (up and down) is set on V_{IUT1} . The stimulus stays for $t = 30$ s at $V_{IUT1} = 40$ V. The TX signal shall be left open if an internal pull-up is provided or applied with a recessive level.	
Response	No dominant state on LIN shall occur. The IUT shall not be destroyed during the test. The afterward recessive voltage shall have a maximum deviation of ± 5 % from the before recessive voltage.	
Reference	ISO 17987-4:2016, Table 10, Param 11	

Table 13 defines the test cases “Variation of $V_{SUP_NON_OP}$ ”.

Table 13 — Test cases: Variation of $V_{SUP_NON_OP}$

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	V_{PS2}	Bus load
[EPL-CT 5].1	[-0,3 V to 8 V], [18 V to 40 V]	18 V	60 k + diode (1N4148)
[EPL-CT 5].2	[-0,3 V to 8 V], [18 V to 40 V]	18 V	1,1 k + diode (1N4148)
[EPL-CT 5].3	[-0,3 V to 7 V], [18 V to 40 V]	18 V	1,1 k + diode (1N4148)

5.2.5 I_{BUS} under several conditions

5.2.5.1 [EPL-CT 6] I_{BUS_LIM} at dominant state (driver on)

This test checks the drive capability of the output stage. A LIN driver shall pull the LIN bus below a certain voltage according to the LIN standard. The current limitation is measured indirectly.

Figure 8 shows the test configuration of the test system “ I_{BUS_LIM} at dominant state (driver on)”.




Figure 8 — Test system: I_{BUS_LIM} at dominant state (driver on)

Table 14 defines the test system “ I_{BUS_LIM} at dominant state (driver on)”.

Table 14 — Test system: I_{BUS_LIM} at dominant state (driver on)

IUT node as	Class B device as master Class B device as slave Class A device	[EPL-CT 6].1
Initial state	Operational conditions: V_{IUT} : [V_{SUP}/V_{BAT}] R_{MEAS}	See Table 15
Test steps	The LIN pin is connected via R_{MEAS} to V_{IUT} . The TX signal is driven with a rectangular signal ($T = 10$ ms) with a duty cycle of 50 %.	
Response	LIN shall show the rectangular signal. The dominant state bus level shall be lower than $TH_DOM = 0,251 \times V_{IUT} = 4,518$ V for transceiver. The dominant state bus level shall be lower than $TH_DOM = 0,251 \times (V_{IUT} - 1$ V) = 4,267 V for ECU's.	
Reference	ISO 17987-4:2016, Table 10, Param 12	

Table 15 defines the test cases “ I_{BUS_LIM} at dominant state (driver on)”.

Table 15 — Test cases: I_{BUS_LIM} at dominant state (driver on)

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	R_{MEAS}
[EPL-CT 6].1	18 V	440 Ω (0,1 %)

5.2.5.2 [EPL-CT 7] $I_{BUS_PAS_dom}$: IUT in recessive state: $V_{BUS} = 0$ V

This test case is intended to test the input leakage current $I_{BUS_PAS_dom}$ into a node during dominant state of the LIN bus.

Figure 9 shows the test configuration of the test system “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0$ V”.




Figure 9 — Test system: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

Table 16 defines the test system “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$ ”.

Table 16 — Test system: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

IUT node as	Class B device as slave Class A device	[EPL-CT 7].1
Initial state	Operational conditions:	
	$V_{IUT}: [V_{SUP}/V_{BAT}]$ R_{MEAS}	See Table 17
Test steps	The TX signal is set recessive.	
Response	The maximum value of voltage drop shall be higher than -500 mV .	
Reference	ISO 17987-4:2016, Table 10, Param 13	

Table 17 defines the test cases “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$ ”.

Table 17 — Test cases: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

EPL-CT-TC	$V_{IUT}: [V_{SUP}/V_{BAT}]$	R_{MEAS}
[EPL-CT 7].1	12 V	$499\ \Omega$ (0,1 %)

5.2.5.3 [EPL-CT 8] $I_{BUS_PAS_rec}$ IUT in recessive state: $V_{SUP} = 7,0\text{ V}$ with variation of $V_{BUS} \in [8,0\text{ V to } 18\text{ V}]$

This test checks whether there is a diode implementation within the termination path of the IUT. The reverse current should be limited to $I_{BUS_PAS_rec(max)}$ from the LIN wire into the IUT even if V_{BUS} is higher than the IUTs supply voltage V_{IUT} .

Figure 10 shows the test configuration of the test system “ $I_{BUS_PAS_rec}$ IUT in recessive state”.




Figure 10 — Test system: $I_{BUS_PAS_rec}$ IUT in recessive state

Table 18 defines the test system “ $I_{BUS_PAS_rec}$ IUT in recessive state”.

Table 18 — Test system: $I_{BUS_PAS_rec}$ IUT in recessive state

IUT node as	Class B device as master Class B device as slave Class A device	[EPL-CT 8].1
Initial State	Operational conditions: V_{IUT} : [V_{SUP}/V_{BAT}] R_{MEAS}	See Table 19
Test steps	V_{PS2} = Signal with a 2 V/s ramp in the range [8 V to 18 V] up and down. The TX signal is set recessive.	
Response	The maximum value of voltage drop shall be less than or equal to 20 mV.	
Reference	ISO 17987-4:2016, Table 10, Param 14	

Table 19 defines the test cases “ $I_{BUS_PAS_rec}$ IUT in recessive state”.

Table 19 — Test cases: $I_{BUS_PAS_rec}$ IUT in recessive state

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	R_{MEAS}
[EPL-CT 8].1	7,0 V/8,0 V	1 000 Ω (0,1 %)

5.2.6 Slope control

5.2.6.1 Purpose

The purpose of this test is to check the duty cycle of the driver stage.

5.2.6.2 [EPL-CT 9] Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter

Figure 11 shows the test configuration of the test system “Slope control”.




Figure 11 — Test system: Slope control

Table 20 defines the test system “Slope control”.

Table 20 — Test system: Slope control

IUT node as	Class B device as master or slave Class A device	[EPL-CT 9].1 to [EPL-CT 9].18
Initial state	Operational conditions:	
	Bus loads	See Table 21
	V_{IUT} : [V_{SUP}/V_{BAT}]	See Table 21
	V_{PS2}	See Table 21
Test steps	TXD is driven with a rectangular signal ($T = 192 \mu s$) with a duty cycle of 50 %. TXD slope time < 500 ns, 100 % voltage swing.	
Response	The measured duty cycle D3 shall be greater or equal than 0,417 for $V_{SUP} = [7,0 V \text{ to } 18 V]$, the measured duty cycle D4 shall be less than or equal to 0,590 for $V_{SUP} = [7,6 V \text{ to } 18 V]$. If V_{SUP} is not accessible, then $V_{BAT} - 0,7 V$ shall be used for calculation of the duty cycle.	
Reference	ISO 17987-4:2016, Table 12, Param 29, Param 30 ISO 17987-4:2016, Figure 5	

Table 21 defines the test cases “Slope control”.

Table 21 — Test cases: Slope control

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}] (PS 1)	V_{PS2} (PS 2)	Bus loads (C_{BUS} ; R_{BUS})	Duty cycle	
				D3 Min.	D4 Max.
[EPL-CT 9].1	7,0 V/8,0 V	6,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,417	—
[EPL-CT 9].2	7,0 V/8,0 V	6,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,417	—
[EPL-CT 9].3	7,0 V/8,0 V	6,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	—
[EPL-CT 9].4	7,0 V/8,0 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	—
[EPL-CT 9].5	7,0 V/8,0 V	6,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	—

Table 21 (continued)

EPL-CT-TC	$V_{IUT}: [V_{SUP}/V_{BAT}]$ (PS 1)	V_{PS2} (PS 2)	Bus loads ($C_{BUS}; R_{BUS}$)	Duty cycle	
				D3 Min.	D4 Max.
[EPL-CT 9].6	7,0 V/8,0 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	—
[EPL-CT 9].7	7,6 V/8,6 V	6,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,417	0,590
[EPL-CT 9].8	7,6 V/8,6 V	7,2 V	1 nF (1 %); 1 k Ω (0,1 %)	0,417	0,590
[EPL-CT 9].9	7,6 V/8,6 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].10	7,6 V/8,6 V	7,2 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].11	7,6 V/8,6 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].12	7,6 V/8,6 V	7,2 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].13	18 V/18,6 V	17,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,417	0,590
[EPL-CT 9].14	18 V/18,6 V	17,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,417	0,590
[EPL-CT 9].15	18 V/18,6 V	17,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].16	18 V/18,6 V	17,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].17	18 V/18,6 V	17,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590
[EPL-CT 9].18	18 V/18,6 V	17,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590

5.2.6.3 [EPL-CT 10] Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter

Figure 12 shows the test configuration of the test system “Measuring the duty cycle”.




Figure 12 — Test system: Measuring the duty cycle

Table 22 defines the test system “Measuring the duty cycle”.

Table 22 — Test system: Measuring the duty cycle

IUT node as	Class B device as master or slave Class A device	[EPL-CT 10].1 to [EPL-CT 10].18
Initial state	Operational conditions:	
	Bus loads	See Table 23
	V_{IUT} : [V_{SUP}/V_{BAT}] V_{PS2}	See Table 23 See Table 23
Test steps	TXD is driven with a rectangular signal ($T = 100 \mu s$) with a duty cycle of 50 %. TXD slope time <500 ns, 100 % voltage swing.	
Response	The measured duty cycle D1 shall be greater or equal than 0,396 for $V_{SUP} = [7,0 V \text{ to } 18 V]$, the measured duty cycle D2 shall be less than or equal to 0,581 for $V_{SUP} = [7,6 V \text{ to } 18 V]$. If V_{SUP} is not accessible, then $V_{BAT} - 0,7 V$ shall be used for calculation of the duty cycle.	
Reference	ISO 17987-4:2016, Table 12, Param 27, Param 28 ISO 17987-4:2016, Figure 5	

[Table 23](#) defines the test cases “Measuring the duty cycle”.

Table 23 — Test cases: Measuring the duty cycle

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}] (PS 1)	V_{PS2} (PS 2)	Bus loads (C_{BUS} ; R_{BUS})	Duty cycle	
				D1 Min.	D2 Max.
[EPL-CT 10].1	7,0 V/8,0 V	6,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,396	—
[EPL-CT 10].2	7,0 V/8,0 V	6,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,396	—
[EPL-CT 10].3	7,0 V/8,0 V	6,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	—
[EPL-CT 10].4	7,0 V/8,0 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	—
[EPL-CT 10].5	7,0 V/8,0 V	6,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	—
[EPL-CT 10].6	7,0 V/8,0 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	—
[EPL-CT 10].7	7,6 V/8,6 V	6,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,396	0,581
[EPL-CT 10].8	7,6 V/8,6 V	7,2 V	1 nF (1 %); 1 k Ω (0,1 %)	0,396	0,581
[EPL-CT 10].9	7,6 V/8,6 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].10	7,6 V/8,6 V	7,2 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].11	7,6 V/8,6 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].12	7,6 V/8,6 V	7,2 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].13	18 V/18,6 V	17,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,396	0,581
[EPL-CT 10].14	18 V/18,6 V	17,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,396	0,581
[EPL-CT 10].15	18 V/18,6 V	17,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].16	18 V/18,6 V	17,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].17	18 V/18,6 V	17,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581
[EPL-CT 10].18	18 V/18,6 V	17,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581

5.2.7 Propagation delay

5.2.7.1 Overview

The following test checks the receiver’s internal delay and its symmetry. The method for measuring the values is shown in ISO 17987-4:2016, Figure 5.

5.2.7.2 [EPL-CT 11] Propagation delay of the receiver

Figure 13 shows the test configuration of the test system “Propagation delay”.




Figure 13 — Test system: Propagation delay

Table 24 defines the test system “Propagation delay”.

Table 24 — Test system: Propagation delay

IUT node as	Class A device	[EPL-CT 11].1, [EPL-CT 11].2, [EPL-CT 11].3
Initial state	Operational conditions:	
	RXD	C = 20 pF (5 %)
	V _{IUT} : [V _{SUP}]	R _{LOAD} = 2,4 kΩ (0,1 %): pull-up resistor for “open drain” transceiver only; see Table 25
V _{CC}	Value depends on the tested device (5 V or 3,3V)	
Test steps	LIN bus is driven with a 10 kHz rectangular signal with a duty cycle of 50 %, V _{BUS} starts at V _{SUP} and ramps down to 0 V within 20 ns and vice versa.	
Response	The measured time t _{rx_pd} shall be less than 6 μs. t _{rx_sym} = t _{rx_pdf} - t _{rx_pdr} shall be in the range -2 to +2 μs.	
Reference	ISO 17987-4:2016, Table 14, Param 31, 32 ISO 17987-4:2016, Figure 5	

Table 25 defines the test cases “Propagation delay”.

Table 25 — Test cases: Propagation delay

EPL-CT-TC	V _{IUT} : [V _{SUP}]
[EPL-CT 11].1	7,0 V
[EPL-CT 11].2	14 V
[EPL-CT 11].3	18 V

5.2.8 Supply voltage offset

5.2.8.1 Purpose

The purpose of this test is to check the robustness in case of V_{BAT} and ground shift.

5.2.8.2 GND/ V_{BAT} shift test — Dynamic

Figure 14 shows the test configuration of the test system “GND — V_{BAT} shift test — Dynamic”.




Figure 14 — Test system: GND — V_{BAT} shift test — Dynamic

As a concept, the two operating voltages (V_{CC} and V_{SUP}) are ground-free and completely decoupled from each other; and with that, a superposition with each of these voltages with low frequency and high frequency may be realized independently.

The operating voltages V_{CC} depends on the specific part (3,3 V or 5 V). However, they may be varied indirectly through suitable triggering. The two voltages need independent, ground-free direct current supplies, in order to exclude interconnections.

5.2.8.3 [EPL-CT 12] GND shift test — Dynamic — IUT as a class A device

Table 26 defines the test system “IUT as a class A device”.

Table 26 — Test system: Dynamic — IUT as a class A device

IUT node as	Class A device	[EPL-CT 12].1
Initial state	Operational conditions:	
	V_{BATTERY}	9,2 V
	V_{BS1}	$0,1 \times V_{\text{BATTERY}}$
	V_{D1}	1 V
	V_{GND1}	$0,03 \times V_{\text{BATTERY}}$
	V_{BS2}	$0,03 \times V_{\text{BATTERY}}$
	V_{D2}	0,4 V
	V_{GND2}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{\text{BATTERY}}$ 5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with $R1 = 1 \text{ k}\Omega$ (0,1 %) and $C1 = 1 \text{ nF}$ (1 %).</p> <p>The test shall be repeated with $R1 = 500 \Omega$ (0,1 %) and $C1 = 10 \text{ nF}$ (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 - 2 μs to D2 + 2 μs).	
Reference	<p>ISO 17987-4:2016, Table 10, Param 23</p> <p>ISO 17987-4:2016, Table 12, Param 27, 28</p>	

5.2.8.4 [EPL-CT 13] GND shift test — Dynamic — IUT as a class A device

Table 27 defines the test system “Dynamic — IUT as a class A device”.

Table 27 — Test system: Dynamic — IUT as a class A device

IUT node as	Class A device	[EPL-CT 13].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	$0,03 \times V_{BATTERY}$
	V _{D1}	0,4 V
	V _{GND1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{BS2}	$0,1 \times V_{BATTERY}$
	V _{D2}	1 V
	V _{GND2}	$0,03 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	A signal at 10 kHz is set on TXD1. The test shall be done with R1 = 1 k Ω (0,1 %) and C1 = 1 nF (1 %). The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 - 2 μ s to D2 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 10, Param 23	
	ISO 17987-4:2016, Table 12, Param 27, 28	

5.2.8.5 [EPL-CT 14] V_{BAT} shift test — Dynamic — IUT as a class A device

[Table 28](#) defines the test system “Dynamic — IUT as a class A device”.

Table 28 — Test system: Dynamic — IUT as a class A device

IUT node as	Class A device	[EPL-CT 14].1
Initial state	Operational conditions:	
	$V_{BATTERY}$	9,2 V
	V_{BS1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$
		5 Hz sinus signal with offset
	V_{D1}	1 V
	V_{GND1}	$0,03 \times V_{BATTERY}$
	V_{BS2}	$0,03 \times V_{BATTERY}$
	V_{D2}	0,4 V
	V_{GND2}	$0,1 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with $R1 = 1 \text{ k}\Omega$ (0,1 %) and $C1 = 1 \text{ nF}$ (1 %).</p> <p>The test shall be repeated with $R1 = 500 \Omega$ (0,1 %) and $C1 = 10 \text{ nF}$ (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 ($D1 - 2 \mu\text{s}$ to $D2 + 2 \mu\text{s}$).	
Reference	<p>ISO 17987-4:2016, Table 10, Param 22</p> <p>ISO 17987-4:2016, Table 12, Param 27, 28</p>	

5.2.8.6 [EPL-CT 15] V_{BAT} shift test — Dynamic — IUT as a class A device

[Table 29](#) defines the test system “Dynamic — IUT as a class A device.”

Table 29 — Test system: Dynamic — IUT as a class A device

IUT node as	Class A device	[EPL-CT 15].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	$0,03 \times V_{BATTERY}$
	V _{D1}	0,4 V
	V _{GND1}	$0,1 \times V_{BATTERY}$
	V _{BS2}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{D2}	1 V
	V _{GND2}	$0,03 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	A signal at 10 kHz is set on TXD1. The test shall be done with R1 = 1 k Ω (0,1 %) and C1 = 1 nF (1 %). The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 – 2 μ s to D2 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 10, Param 22	
	ISO 17987-4:2016, Table 12, Param 27, 28	

5.2.8.7 [EPL-CT 16] GND shift test — Dynamic — IUT as a class B device

[Table 30](#) defines the test system “IUT as a class B device”.

Table 30 — Test system: Dynamic — IUT as a class B device

IUT node as	Class B device	[EPL-CT 16].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	$0,1 \times V_{BATTERY}$
	V _{GND1}	$0,03 \times V_{BATTERY}$
	V _{BS2}	$0,03 \times V_{BATTERY}$
	V _{D1}	0 V
	V _{D2}	0 V
	V _{GND2}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	A signal at 10 kHz is set on TXD1. The test shall be done with R1 = 1 k Ω (0,1 %) and C1 = 1 nF (1 %). The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 – 2 μ s to D2 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 10, Param 23	
	ISO 17987-4:2016, Table 12, Param 27, 28	

5.2.8.8 [EPL-CT 17] GND shift test — Dynamic — IUT as a class B device

Table 31 defines the test system “Dynamic — IUT as a class B device”.

Table 31 — Test system: Dynamic — IUT as a class B device

IUT node as	Class B device	[EPL-CT 17].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{GND1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{BS2}	0,1 × V _{BATTERY}
	V _{GND2}	0,03 × V _{BATTERY}
	V _{D1}	0 V
	V _{D2}	0 V
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled
Test steps	A signal at 10 kHz is set on TXD1. The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %). The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 – 2 μs to D2 + 2 μs).	
Reference	ISO 17987-4:2016, Table 10, Param 23 ISO 17987-4:2016, Table 12, Param 27, 28	

5.2.8.9 [EPL-CT 18] V_{BAT} shift test — Dynamic — IUT as a class B device

Table 32 defines the test system “Dynamic — IUT as a class B device”.

Table 32 — Test system: Dynamic — IUT as a class B device

IUT node as	Class B device	[EPL-CT 18].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	sinus voltage with $0,1 \times V_{BATTERY}$ amplitude and $0,5 \times 0,1 \times V_{BATTERY}$ offset and a frequency of 5 Hz
	V _{GND1}	$0,03 \times V_{BATTERY}$
	V _{BS2}	$0,03 \times V_{BATTERY}$
	V _{D1}	0 V
	V _{D2}	0 V
	V _{GND2}	$0,1 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with $R1 = 1 \text{ k}\Omega$ (0,1 %) and $C1 = 1 \text{ nF}$ (1 %).</p> <p>The test shall be repeated with $R1 = 500 \Omega$ (0,1 %) and $C1 = 10 \text{ nF}$ (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 - 2 μ s to D2 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 10, Param 22	
	ISO 17987-4:2016, Table 12, Param 27, 28	

5.2.8.10 [EPL-CT 19] V_{BAT} shift test — Dynamic — IUT as a class B device

[Table 33](#) defines the test system “Dynamic — IUT as a class B device”.

Table 33 — Test system: Dynamic — IUT as a class B device

IUT node as	Class B device	[EPL-CT 19].1
Initial state	Operational conditions:	
	V_{BATTERY}	9,2 V
	V_{BS1}	$0,03 \times V_{\text{BATTERY}}$
	V_{GND1}	$0,1 \times V_{\text{BATTERY}}$
	V_{BS2}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{\text{BATTERY}}$
		5 Hz sinus signal with offset
	V_{GND2}	$0,03 \times V_{\text{BATTERY}}$
	V_{D1}	0 V
	V_{D2}	0 V
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	A signal at 10 kHz is set on TXD1. The test shall be done with $R1 = 1 \text{ k}\Omega$ (0,1 %) and $C1 = 1 \text{ nF}$ (1 %). The test shall be repeated with $R1 = 500 \Omega$ (0,1 %) and $C1 = 10 \text{ nF}$ (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,376 to 0,601 (D1 – 2 μs to D2 + 2 μs).	
Reference	ISO 17987-4:2016, Table 10, Param 22 ISO 17987-4:2016, Table 12, Param 27, 28	

5.2.9 Failure

5.2.9.1 Purpose

The purpose of this test is to check whether some parasitic reverse currents are flowing into the IUT.

5.2.9.2 [EPL-CT 20] Loss of battery

[Figure 15](#) shows the test configuration of the test system “Loss of battery”.




Figure 15 — Test system: Loss of battery

Table 34 defines the test system “Loss of battery”.

Table 34 — Test system: Loss of battery

IUT node as	Class B device as master or slave Class A device	[EPL-CT 20].1
Initial state	Operational conditions:	
	$V_{IUT} = GND$	$V_{IUT}: [V_{SUP}/V_{BAT}]$
	Failure $0 < V_{BUS} < 18 V$ R_{MEAS}	Loss of Battery 10 kΩ (0,1 %)
Test steps	The power supply is disconnected from the IUT V_{IUT} PIN. V_{BUS} = Signal with a 2 V/s ramp in the range [0 V to 18 V] up and down.	
Response	During all test, no parasitic current paths shall be formed between the bus line and the IUT. I_{BUS} shall be less than 100 μA, means 1 V voltage drop over $R = 10 kΩ$. After reconnecting battery line, the IUT shall restart after failure recovery.	
Reference	ISO 17987-4:2016, Table 10, Param 16	

5.2.9.3 [EPL-CT 21] Loss of GND

Figure 16 shows the test configuration of the test system “Loss of GND”.




Figure 16 — Test system: Loss of GND

Table 35 defines the test system “Loss of GND”.

Table 35 — Test system: Loss of GND

IUT node as	Class B device as slave Class A device	[EPL-CT 24].1
Initial state	Operational conditions: $V_{IUT}: [V_{SUP}/V_{BAT}]$ $GND_{SUP}/GND_{BAT} = V_{IUT}$ Failure R_{MEAS}	$V_{IUT} = V_{PS1} = 12\text{ V}$ Local GND shorted to V_{IUT} Loss of ground 1 k Ω (0,1 %)
Test steps	The ground is disconnected from the IUT. $V_{BUS} = \text{Signal with a } 2\text{ V/s ramp in the range } [0\text{ V to } 18\text{ V}] \text{ up and down.}$	
Response	During all test, no parasitic current paths shall be formed between the bus line and the IUT. I_{BUS} shall be included in $\pm 1\text{ mA}$, means 1 V voltage drop over $R = 1\text{ k}\Omega$. After reconnecting ground line, the IUT shall restart after failure recovery.	
Reference	ISO 17987-4:2016, Table 10, Param 15	

5.2.10 [EPL-CT 22] Verifying internal capacitance and dynamic interference — IUT as slave

The purpose of this test is to check the internal capacitance of the IUT under normal and fault conditions.

The IUT shall not interfere dynamically with bus signals when it is in passive (non-transmitting) or unpowered state.

In case of a switchable internal pull-up resistor, the internal pull-up resistor shall be active.

Figure 17 shows the test configuration of the test system “Verifying internal capacitance and dynamic interference — IUT as slave”.




Figure 17 — Test system: Verifying internal capacitance and dynamic interference — IUT as slave

Table 36 defines the test system “Switch settings depending on IUT configuration”.

Table 36 — Test system: Switch settings depending on IUT configuration

Switch	Setting
S3	Normally closed. In case where IUT has switchable and deactivated internal pull-up (e.g. in power loss conditions), open S3.
S4	Normally closed. In case where IUT is a 3-pin node or ECU, where reverse polarity protection is included in IUT, open S4.
S5A/B	In case where IUT is connected by a wire harness: During reference measurement, close both S5A and S5B and disconnect IUT from harness. So the harness capacitance is accounted for in the reference.

Table 37 defines the test system “Verifying internal capacitance and dynamic interference — IUT as slave”.

Table 37 — Test system: Verifying internal capacitance and dynamic interference — IUT as slave

IUT node as	Class B device as slave Class A device	[EPL-CT 22].1, [EPL-CT 22].2, [EPL-CT 22].3
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}]	14 V
	R_{COMMON}	1 k Ω (0,1 %)
	C_{COMMON}	750 pF (1,5 nF + 1,5 nF in series) (1 %)
	R_{REF}	30 k Ω (0,1 %)
	C_{REF}	250 pF (100 pF 150 pF parallel) (1 %)
Test steps	The LIN Bus is driven with a 10 kHz rectangular signal with a duty cycle of 50 %. Rise time ≤ 20 ns. Slope time measurements are done at 10 %, 90 % of slope voltage. S5B closed: Measuring rise time T_{REF} on a known capacitance of 250 pF + 750 pF. S5A closed: Measuring rise time T_{int} with the IUT internal capacitance + 750 pF.	
Response	C_{SLAVE} shall be less than or equal to 250 pF: $T_{int} \leq T_{REF}$. The IUT shall not interfere with the dynamic stimulus.	
Reference	ISO 17987-4:2016, 5.3.6, Param 37 ISO 17987-4:2016, 5.3.9.2.	

Table 38 defines the test cases “Verifying internal capacitance and dynamic interference — IUT as slave”.

Table 38 — Test cases: Verifying internal capacitance and dynamic interference — IUT as slave

EPL-CT-TC	Condition	S1	S2
[EPL-CT 22].1	Normal power supply IUT shall be in normal mode.	V_{PS}	GND
[EPL-CT 22].2	IUT loss of GND (IUT GND shorted to power supply).	V_{PS}	V_{PS}
[EPL-CT 22].3	IUT loss of V_{PS} (IUT V_{IUT} : [V_{SUP}/V_{BAT}] shorted to GND).	GND	GND

5.3 Operation mode termination

5.3.1 General

An external resistor R_{meas} is switched to the LIN pin. To get the value of the internal resistor, current and voltage shall be measured. These values are gathered for two different settings, and the internal resistance is calculated with [Formulae \(1\)](#), [\(2\)](#), [\(3\)](#) and [\(4\)](#).

Voltage at R_{int} (with R_{meas1})

$$V_{R_{int_meas1}} = V_{IUT} - V_{diode} - V_{meas1} = (I_{meas1} - I_{leak1}) \times R_{int} \quad (1)$$

Voltage at R_{int} (with R_{meas2})

$$V_{R_{int_meas2}} = V_{IUT} - V_{diode} - V_{meas2} = (I_{meas2} - I_{leak2}) \times R_{int} \quad (2)$$

[Formula \(1\)](#) - [Formula \(2\)](#) = [Formula \(3\)](#):

$$\begin{aligned} (V_{IUT} - V_{diode} - V_{meas1}) - (V_{IUT} - V_{diode} - V_{meas2}) &= (I_{meas1} - I_{leak1}) \times R_{int} - (I_{meas2} - I_{leak2}) \times R_{int} \\ V_{meas2} - V_{meas1} &= (I_{meas1} - I_{meas2}) \times R_{int} - (I_{leak1} - I_{leak2}) \times R_{int} \end{aligned} \quad (3)$$

with the assumption

$$I_{leak} \sim \text{const} \rightarrow I_{leak1} = I_{leak2}$$

The internal resistor is calculated:

$$R_{int} = \frac{V_{meas2} - V_{meas1}}{I_{meas1} - I_{meas2}} \quad (4)$$

[Figure 18](#) shows the test configuration of the test system “Operation mode”.




Figure 18 — Test system: Operation mode

5.3.2 [EPL-CT 23] Measuring internal resistor — IUT as slave

[Table 39](#) defines the test system “Measuring internal resistor — IUT as slave”.

Table 39 — Test system: Measuring internal resistor — IUT as slave

IUT node as	Class A device Class B device as slave	
Initial state	Parameters:	
	R _{meas1}	10 kΩ (0,1 %)
	R _{meas2}	20 kΩ (0,1 %)
	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}]	14 V
Test steps	The IUT shall be in operational/active mode. There is no communication on the LIN bus. If the IUT incorporates a bus dominant state timeout detection, which disables the IUT's pull-up resistor, the measurement shall take place before a timeout is detected.	
Response	R _{int} value shall be included in the range [20 kΩ; 60 kΩ]; see Formula (4) .	
Reference	ISO 17987-4:2016, Table 11, Param 26	

5.3.3 [EPL-CT 24] Measuring internal resistor — IUT as master

[Table 40](#) defines the test system “Measuring internal resistor — IUT as master”.

Table 40 — Test system: Measuring internal resistor — IUT as master

IUT node as	Class B device as master	
Initial state	Parameters:	
	R _{meas1}	1 kΩ (0,1 %)
	R _{meas2}	2 kΩ (0,1 %)
	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}]	14 V
Test steps	The IUT shall be in operational/active mode. There is no communication on the LIN bus. If the IUT incorporates a bus dominant state timeout detection, which disables the IUT's pull-up resistor, the measurement shall take place before a timeout is detected.	
Response	R _{int} value shall be included in the range [900 Ω; 1 100 kΩ]; see Formula (4) . R _{meas1} = 1 kΩ (0,1 %); R _{meas2} = 2 kΩ (0,1 %).	
Reference	ISO 17987-4:2016, Table 11, Param 25	

5.4 Static test cases

The motivation of static test cases is to check the availability and the boundaries in the datasheet of the IUT. For all integrated circuits, every related parameter in [Table 41](#) shall be part of the datasheet and fulfil the specified boundaries in terms of physical worst case condition. Datasheet parameter names may deviate from the names in [Table 41](#), but in this case, a cross-reference list (datasheet versus [Table 41](#)) shall be provided for this test. Parameter conditions may deviate from the conditions in [Table 41](#), if the datasheet conditions are according to the physical worst case context in [Table 41](#) at least.

If one parameter does not pass this test, the result of the whole conformance test is “Failed”. See ISO 17987-4:2016, Table 10 and Table 20.

[Table 41](#) defines the test system “LIN static test parameters for datasheets of integrated circuits”.

Table 41 — Test system: LIN static test parameters for datasheets of integrated circuits

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
1.	Param 9	V_{BAT}^a	8,0	18,0	V	ECU operating voltage range	All devices with integrated reverse polarity diode	Min.	Max.
2.	Param 10	V_{SUP}^b	7,0	18,0	V	Supply voltage range	All devices without integrated reverse polarity diode	Min.	Max.
3.	Param 11	$V_{SUP_NON_OP}$	-0,3	40,0	V	Voltage range within which the device is not destroyed. An optional time limit for the maximum value shall be at least 400 ms. No guarantee of correct operation.	All devices	Min.	Max.
4.	Param 82	$V_{BUS_MAX_RATINGS}$	-27,0	40,0	V	Voltage range within which the device is not destroyed. An optional time limit for the maximum value shall be at least 400 ms. No guarantee of correct operation.	All devices	Min.	Max.
5.	Param 12	$I_{BUS_LIM}^c$	40	200	mA	Current Limitation for Driver dominant state driver on $V_{BUS} = V_{BAT_max}^d$	All devices with integrated LIN transmitter	Min.	Max.
6.	Param 13	$I_{BUS_PAS_dom}$	-1	—	mA	Input leakage current at the receiver incl. slave pull-up resistor as specified in Param 26 driver off $V_{BUS} = 0\text{ V}$ $V_{BAT} = 12\text{ V}$	All devices with integrated slave pull-up resistor	—	Min.
7.	Param 14	$I_{BUS_PAS_rec}$	—	20	µA	Driver off $8\text{ V} < V_{BAT} < 18\text{ V}$ $8\text{ V} < V_{BUS} < 18\text{ V}$ $V_{BUS} > V_{BAT}$	All devices	Max.	—
8.	Param 15	$I_{BUS_NO_GND}$	-1	1	mA	Control unit disconnected from ground $GND_{Device} = V_{SUP}$ $0\text{ V} < V_{BUS} < 18\text{ V}$ $V_{BAT} = 12\text{ V}$ Loss of local ground shall not affect communication in the residual network.	All devices	Max.	Min.

Table 41 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
9.	Param 16	I _{BUS_NO_BAT}	—	100	μA	V _{BAT} disconnected V _{SUP} = GND 0 V < V _{BUS} < 18 V Node shall sustain the current that can flow under this condition. Bus shall remain operational under this condition.	All devices	Max.	—
10.	Param 17	V _{BUS_dom}	—	0,4	V _{SUP}	Receiver dominant state	All devices with integrated LIN receiver		Max.
11.	Param 18	V _{BUS_rec}	0,6	—	V _{SUP}	Receiver recessive state	All devices with integrated LIN receiver	Min.	—
12.	Param 19	V _{BUS_CNT}	0,475	0,525	V _{SUP}	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2^e$	All devices with integrated LIN receiver	Max.	Min.
13.	Param 20	V _{HYS}	—	0,175	V _{SUP}	$V_{HYS} = V_{th_rec} - V_{th_dom}$	All devices with integrated LIN receiver	Max.	—
14.	Param 27	D1 (Duty Cycle 1)	0,396	—	—	TH _{Rec(max)} = 0,744 × V _{SUP} ; TH _{Dom(max)} = 0,581 × V _{SUP} ; V _{SUP} = 7,0 V to 18 V; t _{BIT} = 50 μs; D1 = t _{Bus_rec(min)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D1 valid for 20 kbit/s	—	Min.
15.	Param 28	D2 (Duty Cycle 2)	—	0,581	—	TH _{Rec(min)} = 0,422 × V _{SUP} ; TH _{Dom(min)} = 0,284 × V _{SUP} ; V _{SUP} = 7,6 V to 18 V; t _{BIT} = 50 μs; D2 = t _{Bus_rec(max)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D2 valid for 20 kbit/s	Max.	—
16.	Param 29	D3 (Duty Cycle 3)	0,417	—	—	TH _{Rec(max)} = 0,778 × V _{SUP} ; TH _{Dom(max)} = 0,616 × V _{SUP} ; V _{SUP} = 7,0 V to 18 V; t _{BIT} = 96 μs; D3 = t _{Bus_rec(min)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D3 valid for 10,417 kbit/s	—	Min.

Table 41 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
17.	Param 30	D4 (Duty Cycle 4)	—	0,590	—	$T_{HRec(min)} = 0,389 \times V_{SUP}$; $T_{HDom(min)} = 0,251 \times V_{SUP}$; $V_{SUP} = 7,6 \text{ V to } 18 \text{ V}$; $t_{BIT} = 96 \mu\text{s}$; $D4 = t_{Bus_rec(max)} / (2 \times t_{BIT})$	All devices with integrated LIN transmitter D4 valid for 10,417 kbit/s	Max.	—
18.	Param 31	t_{rx_pd}	—	6	μs	Propagation delay of receiver	All devices with integrated LIN receiver	Max.	—
19.	Param 32	t_{rx_sym}	-2	2	μs	Symmetry of receiver propagation delay rising edge with respect to falling edge	All devices with integrated LIN receiver	Max.	Min.
20.	Param 26	R_{SLAVE}	20	60	$k\Omega$	—	All devices with integrated slave pull-up resistor	Max.	Min.
21.	Param 25	R_{MASTER}	900	1 100	Ω	The serial diode is mandatory. Only for valid for transceiver with integrated master pull-up resistor.	All devices with integrated master pull-up resistor	Max.	Min.
22.	Param 37	C_{SLAVE}	—	250	pF	Capacitance of slave node	All LIN slave devices	Max.	—

Table 41 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
23.	6.3.7.1	LIN device states changes	—	—	—	All LIN device state changes on conditional events (e.g. temperature shut-down) shall be specified in the LIN device datasheet.	All devices	—	—
24.	—	LIN transceiver input capacitance	—	—	—	A maximum LIN transceiver input capacitance shall be specified in the LIN device datasheet. Please consider the datasheet limits (e.g. voltage, temperature). The value should be as low as possible.	All devices	—	—

a V_{BAT} denotes the supply voltage at the connector of the control unit and may be different from the internal supply V_{SUP} for electronic components (see ISO 17987-4:2016, 5.3.2).

b V_{SUP} denotes the supply voltage at the transceiver inside the control unit and may be different from the external supply V_{BAT} for control units (see ISO 17987-4:2016, 5.3.2).

c I_{BUS} : Current flowing into the node.

d A transceiver shall be capable to sink at least 40 mA. The maximum current flowing into the node shall not exceed 200 mA under DC conditions to avoid possible damage.

e V_{th_dom} : receiver threshold of the recessive to dominant LIN bus edge. V_{th_rec} : receiver threshold of the dominant to recessive LIN bus edge.

6 EPL 12 V LIN devices without RX and TX access

This clause addresses class C devices.

6.1 Test specification overview

This test specification is intended for LIN conformance tests of the electrical physical layer of ECUs (see ISO 17987-4) with inaccessible TX and RX pin. This may be the case for integrated devices.

Lacking access to the TX pin, the IUT is stimulated to transmit LIN frames to the bus to test the transmit functions of the device. The LIN frames transmitted by the IUT can then be evaluated by the test system.

Lacking access to the RX pin, the reception of the IUT is tested by establishing a communication between the test system and the IUT.

6.2 Communication scheme

6.2.1 General

Depending on the IUT type (class C device as master/slave), several different communication schemes are used for conformance testing; see 6.2.2 to 6.2.4.

6.2.2 IUT as slave

The following (mandatory) test frames named in concordance with ISO 17987-3 are used for slave tests.

Table 42 defines the test frames used for slave tests.

Table 42 — Test frames used for slave tests

Test Frame	Requirements for the test frame
TST_FRM_RDBI_0	ReadByIdentifier (Identifier = 0). All other parameters shall be filled with default values according to the IUT specification and according to the test case specification.
TST_HDR_SR_3D	Slave response header, Identifier = 3D ₁₆ .

The test system as master, cyclically transmits a TST_FRM_RDBI_0 followed by TST_HDR_SR_3D with a maximum supported bit rate unless defined otherwise by the test case.

One TST_FRM_RDBI_0 followed by a TST_HDR_SR_3D is referred to as one communication cycle. A communication cycle is considered successful if the IUT as slave responds correctly to TST_HDR_SR_3D (with positive or negative response, depending on TST_FRM_RDBI_0).

6.2.3 IUT as master

If possible, a test application is installed on the IUT as master. The test application shall support the following test schemes:

- Bit rate: maximum bit rate supported by master application, unless specified otherwise by test case;
- Checksum model: Enhanced checksum.

The communication between the test system and the IUT shall be implemented as follows:

- 1) Counter = 0;
- 2) IUT as master: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and check sum;
- 3) Test system as slave: If frame is received without errors, store received counter and set transmit flag;
- 4) IUT as master: Transmit frame header (ID 02₁₆);
- 5) Test system as slave: If transmit flag is set, respond with one data byte (stored counter [00]) and check sum, and clear transmit flag;
- 6) IUT as master: If test system has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Go to step 2).

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful if the counter is incremented in step 6) verified by the test system in consecutive communication cycle).

There shall be a possibility to deactivate transmission of LIN headers by the IUT (e.g. by setting an input pin), so that the LIN bus remains recessive.

If bit rates of both higher than 10,417 kbit/s and lower than or equal to 10,417 kbit/s are supported by the application, there shall be a possibility to select between maximum bit rate and 10,417 kbit/s or lower (e.g. by setting an input pin).

If no test software can be installed on the IUT as a master (e.g. integrated device), a device-specific communication scheme is used which allows verification if the IUT as master correctly receives responses from the test system.

6.2.4 IUT class C device

6.2.4.1 General

For class C devices (e.g. microcontrollers with integrated transceiver or SBCs with integrated UART and transceiver), a test application is required.

The type of test application depends on the type of integrated device.

6.2.4.2 IUT class C device as slave

This device type only supports slave applications.

For conformance testing, the IUT class C device as slave is supplied with a test application which shall support the following test schemes:

- Application can adapt to all bit rates supported by the device;
- Checksum model: Enhanced checksum.

The communication between the test system and the IUT shall be implemented as follows:

- 1) Counter = 0;
- 2) Test System as master: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) IUT as slave: If frame is received without errors, store received counter and set transmit flag;
- 4) Test System as master: Transmit frame header (ID 02₁₆);
- 5) IUT as slave: If transmit flag is set, respond with one data byte (stored counter [00]) and checksum, and clear transmit flag;
- 6) Test System as master: If IUT as slave has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Go to step 2).

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6).

6.2.4.3 IUT as a class C device as master

This device type only supports master applications.

If the IUT does not have an integrated master pull-up resistor, it shall be equipped with an external pull-up circuitry as specified in the IUT's datasheet. If the IUT's datasheet does not specify a pull-up circuitry, the circuitry as described in [Figure 19](#) is used.

[Figure 19](#) shows the default master pull-up circuitry.




Figure 19 — Default master pull-up circuitry

For conformance testing, the IUT class C device as master is supplied with a test application which shall support the following test schemes:

- Bit rate: maximum supported bit rate, unless specified otherwise by test case;
- Checksum model: Enhanced checksum.

The communication between the test system and the IUT shall be implemented as follows:

- 1) Counter = 0;
- 2) IUT as master: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) Test System as slave: If frame is received without errors, store received counter and set transmit flag;
- 4) IUT as master: Transmit frame header (ID 02₁₆);
- 5) Test System as slave: If transmit flag is set, respond with one data byte (stored counter [00]) and check sum, and clear transmit flag;
- 6) IUT as master: If Test System as slave has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Go to step 2).

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6), verified by test system in consecutive communication cycle.

There shall be a possibility to deactivate transmission of LIN headers by the IUT (e.g. by setting a port pin) so that the LIN bus remains recessive.

If bit rates of both higher than 10,417 kbit/s and lower than or equal to 10,417 kbit/s are supported by the device, there shall be a possibility to select between maximum bit rate and 10,417 kbit/s or lower (e.g. by setting a port pin).

6.2.4.4 IUT as a class C device as master or slave for devices which support both master and slave applications, two IUTs are needed

One IUT is provided with a slave application as described in 6.2.4.2, one IUT is provided with a master application and, if required, external master pull-up circuitry as described in 6.2.4.3. During GND shift and V_{BAT} shift tests, communication is established between these two IUTs.

The communication scheme is as follows:

- 1) Counter = 0;
- 2) Master IUT: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) Slave IUT: If frame is received without errors, store received counter and set transmit flag;
- 4) Master IUT: Transmit frame header (ID 02₁₆);
- 5) Slave IUT: If transmit flag is set, respond with one data byte (stored counter [00]) and check sum, and clear transmit flag;
- 6) Master IUT: If slave IUT has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Go to step 2).

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6), verified by test system in consecutive communication cycle.

If the selection of master/slave application does not affect the physical layer of the device (e.g. switch internal pull-up resistor), the IUT provided with the slave application is used for all remaining test cases and is regarded as IUT class C device as slave.

If the selection of master/slave application does affect the physical layer of the device, the IUTs shall be tested both as IUT class C device as slave and IUT class C device as master for test cases where test parameters differ for master and slave.

6.3 Test case organization

The intention of each test case is described at first, with a short textual explanation.

Before tests are executed, the test system shall be set to its initial state as described in 6.5.

The test procedure and the expected results are described in the form of a chart for each test case. Table 43 defines a typical test description.

Table 43 — Typical test description

IUT node as	Class A/B/C device as master or slave or both	Corresponding test number TC x, TC y, where x, y are the test case number.
Initial state	Parameters:	
	Number of nodes	Number of node in the test implementation
	Bus loads	In order to simulate a LIN network
	Operational conditions:	
	IUT Mode	Operation Mode for the IUT (e.g. normal mode, low power mode, ...)
	V _{BAT} , V _{SUP} , V _{IUT}	Value in volt
	Failure	In order to set failure at
	GND Shift	Value in volt
Test steps	Describe the test stages.	
Response	Describe the result expected in order to decide if the test passed or failed.	
Reference	Corresponding number in ISO 17987-4.	

NOTE IUT class C device as master or slave ECU.

Depending on the type of IUT, the supply voltage is V_{BAT} for class C device or V_{SUP} for class A device, called V_{IUT} in this description.

6.4 Measurement and signal generation — Requirements

6.4.1 Data generation

The test system shall be able to transmit LIN frames with adjustable recessive/dominant levels. For example, with the test system acting as master and the IUT as slave responding to LIN headers sent by the test system.

Figure 20 shows the LIN header sent by test system as master with dominant voltage (V_{Dom_TS}) adjusted and IUT as slave answering with nominal dominant voltage (V_{Dom_IUT}).




Figure 20 — LIN header sent by test system as master with dominant voltage (V_{Dom_TS}) adjusted and IUT as slave answering with nominal dominant voltage (V_{Dom_IUT})

Figure 21 shows the LIN header sent by test system as master with recessive voltage (V_{Rec_TS}) adjusted and IUT as slave answering with nominal recessive voltage (V_{Rec_IUT}).




Figure 21 — LIN header sent by test system as master with recessive voltage (V_{Rec_TS}) adjusted and IUT as slave answering with nominal recessive voltage (V_{Rec_IUT})

The test system shall be able to transmit LIN headers and responses. It shall be able to receive LIN frames and change its own responses dynamically.

Data generation by the test system may be realized as shown in [Figure 22](#).




Figure 22 — Data generation

Data generation includes two power supplies that provide the recessive and dominant voltage (V_{Rec_TS} and V_{Dom_TS}) for LIN frames transmitted by the data generation. Data generation shall be able to transmit recessive bits by connecting the LIN bus to its recessive voltage power supply using a low-

impedance path (Sw1) so the transmitted recessive level will not be corrupted by the IUT's internal pull-up resistor if $V_{IUT} > V_{LIN_bus}$. The internal recessive voltage V_{Rec_TS} is provided to the test setup as $V_{Pull-up}$ to supply a pull-up resistor if necessary.

V_{Dom_TS} and $V_{Rec_TS}/V_{Pull-up}$ is specified in the test cases where data generation is used.

6.4.2 Various requirements

Table 44 defines the data generation, signal measurement and power supply requirements.

Table 44 — Data generation, signal measurement and power supply requirements

Data generation	Resolution		10 mV
	Accuracy		0,2 % of value
	Rise/Fall time		<20 ns
	Bit timing precision		20 ppm
	Internal resistance		<1 Ω
Signal measurement	Dynamic signals		Oscilloscope 100 MHz
			Rise time $\leq 3,5$ ns
	Static signals:	DC voltage	0,5 %
		DC current	0,6 %
		Resistance	0,5 %
Power supply (V_{CC} , V_{IUT} , V_{LIN})	Resolution		10 mV/1 mA
	Accuracy		0,2 % of value

6.5 Operational conditions — Calibration

6.5.1 Electrical input/output, LIN protocol

The initial configuration for each test case is defined in Table 45. Any requirements for individual tests are specified in each test case.

Table 45 — Initial state of electrical input/output

Parameters	—
Number of nodes	1
Bus loads	—
Operational conditions	—
IUT mode	—
V_{BAT} , V_{SUP} , V_{IUT} , V_{PS}	Specified for each test
Failure	No failure
GND shift	0 V

6.5.2 [EPL-CT 25] Operating voltage range

This test shall ensure the correct operation in the valid supply voltage ranges, by correct reception of dominant bits. The IUT is therefore supplied with an increasing/decreasing voltage ramp.

Figure 23 shows the test configuration of the test system “Operating voltage range without RX and TX access”.




Figure 23 — Test system: Operating voltage range without RX and TX access

Table 46 defines the test system “Operating voltage range without RX and TX access”.

Table 46 — Test system: Operating voltage range without RX and TX access

IUT node as	Class C device as master Class C device as slave	[EPL-CT 25].1,[EPL-CT 25].2 [EPL-CT 25].3, [EPL-CT 25].4
Initial state	Operational conditions: $V_{IUT}: [V_{SUP}/V_{BAT}]$ V_{Dom_TS} $V_{Rec_TS}/V_{Pull-up}$	See Table 47 0 V 18 V
Test steps	A voltage ramp is set on the V_{BAT}/V_{SUP} as defined on Table 47. LIN communication is established between test system and IUT.	
Response	All IUT communication cycles sent during signal ramp shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 9, Param 10	

Table 47 defines the test cases “Operating voltage ramp without RX and TX access”.

Table 47 — Test cases: Operating voltage ramp without RX and TX access

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	Signal ramp	R_{BUS}
[EPL-CT 25].1	[7,0 V to 18 V]/[8,0 V to 18 V]	0,1 V/s	30 kΩ (0,1 %)
[EPL-CT 25].2	[18 V to 7,0 V]/[18 V to 8,0 V]	0,1 V/s	30 kΩ (0,1 %)
[EPL-CT 25].3	[7,0 V to 18 V]/[8,0 V to 18 V]	0,1 V/s	1 kΩ (0,1 %)
[EPL-CT 25].4	[18 V to 7,0 V]/[18 V to 8,0 V]	0,1 V/s	1 kΩ (0,1 %)

6.5.3 Threshold voltages

6.5.3.1 General

This group of tests checks whether the receiver threshold voltages of the IUT are implemented correctly within the entire specified operating supply voltage range. Communication is established between the test system and the IUT, during which the dominant or recessive levels of the LIN frames transmitted by the test system are varied with respect to the applied supply voltage. Communication shall be either successful or unsuccessful, dependent on the recessive/dominant levels.

6.5.3.2 [EPL-CT 26] IUT as receiver: V_{SUP} at V_{BUS_dom} (down)

[Figure 24](#) shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.




Figure 24 Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

[Table 48](#) defines the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.

Table 48 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

IUT node as	Class C device as slave	[EPL-CT 26].1, [EPL-CT 26].2, [EPL-CT 26].3
	Class C device as master	[EPL-CT 26].4, [EPL-CT 26].5, [EPL-CT 26].6
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}]	Table 49
	V_{DOM_TS}	
	$V_{REC_TS}/V_{Pull-up}$ R_{BUS}	
Test steps	<p>Communication is established between the test system and the IUT. The initial dominant level transmitted by the test system is the lowest voltage as defined in Table 49 for each test case. The dominant level transmitted by the test system is increased by 20 mV after each IUT communication cycle until the highest level as defined in Table 49 for each test case is reached. The last V_{Dom} at which communication is successful is recorded as V_{th_dom}.</p> <p>See Figure 20 for an example of the communication between test system as master and slave IUT.</p> <p>See 6.4.1 for requirements on the data generation unit.</p>	
Response	Communication shall be successful or unsuccessful as defined in Table 49 .	
Reference	<p>ISO 17987-4:2016, Table 10, Param 17, Param 18</p> <p>ISO 17987-4:2016, Figure 4</p>	

[Table 49](#) defines the test cases “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.

Table 49 — Test cases: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

EPL-CT-TC	V_{IUT} : [V_{SUP}]	V_{DOM_TS}	V_{REC_TS}	Expected communication result	R_{BUS}
[EPL-CT 26].1	7 V	[-1,05 V to 2,8 V]	18 V	Successful	1 k Ω (0,1 %)
		[4,2 V to 18 V]		Unsuccessful	
[EPL-CT 26].2	14 V	[-2,1 V to 5,2 V]	18 V	Successful	
		[7,8 V to 18 V]		Unsuccessful	
[EPL-CT 26].3	18 V	[-2,7 V to 7,2 V]	20,7 V	Successful	
		[10,8 V to 20,7 V]		Unsuccessful	
[EPL-CT 26].4	7 V	[-1,05 V to 2,8 V]	18 V	Successful	30 k Ω (0,1 %)
		[4,2 V to 18 V]		Unsuccessful	
[EPL-CT 26].5	14 V	[-2,1 V to 5,2 V]	18 V	Successful	
		[7,8 V to 18 V]		Unsuccessful	
[EPL-CT 26].6	18 V	[-2,7 V to 7,2 V]	20,7 V	Successful	
		[10,8 V to 20,7 V]		Unsuccessful	

6.5.3.3 [EPL-CT 27] IUT as receiver: V_{SUP} at V_{BUS_rec} (up)

[Figure 25](#) shows the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.




Figure 25 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

Table 50 defines the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.

Table 50 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

IUT node as	Class C device as slave	[EPL-CT 27].1, [EPL-CT 27].2, [EPL-CT 27].3
	Class C device as master	[EPL-CT 27].4, [EPL-CT 27].5, [EPL-CT 27].6
Initial state	Operational conditions:	
	$V_{IUT}: [V_{SUP}]$ V_{DOM_TS} $V_{REC_TS}/V_{Pull-up}$ R_{BUS}	See Table 51
Test steps	Communication is established between the test system and the IUT. The initial recessive level transmitted by the test system is the highest voltage as defined in Table 51 for each test case. The recessive level transmitted by the test system is decreased by 20 mV after each IUT communication cycle until the lowest level as defined in Table 51 for each test case is reached. The last V_{Rec} at which communication is successful is recorded as V_{th_rec} . See Figure 21 for an example of the communication between test system as master and slave IUT. See chapter 6.4.1 for requirements on the data generation unit.	
Response	Communication shall be successful or unsuccessful as defined in Table 51.	
Reference	ISO 17987-4:2016, Table 10, Param 17, Param 18	
	ISO 17987-4:2016, Figure 4	

Table 51 defines the test cases “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.

Table 51 — Test cases: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

EPL-CT-TC	V_{IUT} : [V_{SUP}]	V_{DOM_TS}	V_{REC_TS}	Expected communication result	R_{BUS}
[EPL-CT 27].1	7 V	-1,05 V	[18 V to 4,2 V]	Successful	1 k Ω (0,1 %)
			[2,8 V to -1,05 V]	Unsuccessful	
[EPL-CT 27].2	14 V	-2,1 V	[18 V to 7,8 V]	Successful	
			[5,2 V to -2,1 V]	Unsuccessful	
[EPL-CT 27].3	18 V	-2,7 V	[20,7 V to 10,8 V]	Successful	
			[7,2 V to -2,7 V]	Unsuccessful	
[EPL-CT 27].4	7 V	-1,05 V	[18 V to 4,2 V]	Successful	30 k Ω (0,1 %)
			[2,8 V to -1,05 V]	Unsuccessful	
[EPL-CT 27].5	14 V	-2,1 V	[18 V to 7,8 V]	Successful	
			[5,2 V to -2,1 V]	Unsuccessful	
[EPL-CT 27].6	18 V	-2,7 V	[20,7 V to 10,8 V]	Successful	
			[7,2 V to -2,7 V]	Unsuccessful	

6.5.3.4 [EPL-CT 28] IUT as receiver: V_{SUP} at V_{BUS}

This test shall verify the symmetry of the receiver thresholds. It evaluates V_{th_dom} (3 values) measured in 6.5.3.2 and V_{th_rec} (3 values) measured in 6.5.3.3.

Table 52 defines the test system “IUT as Receiver: V_{SUP} at V_{BUS} ”.

Table 52 — Test system: IUT as receiver: V_{SUP} at V_{BUS}

IUT node as	Class C device as slave	[EPL-CT 28].1, [EPL-CT 28].2, [EPL-CT 28].3
	Class C device as master	[EPL-CT 28].4, [EPL-CT 28].5, [EPL-CT 28].6
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}]	See Table 53
	V_{th_dom} V_{th_rec}	
Test steps	Calculate $V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$ and $V_{HYS} = V_{th_rec} - V_{th_dom}$	
Response	V_{BUS_CNT} shall be in the range of $[0,475 \text{ to } 0,525] \times V_{SUP}$ V_{HYS} shall be less than $0,175 \times V_{SUP}$.	
Reference	ISO 17987-4:2016, Table 10, Param 19, Param 20	

Table 53 defines the test cases “IUT as receiver: V_{SUP} at V_{BUS} ”.

Table 53 — Test cases: IUT as receiver: V_{SUP} at V_{BUS}

EPL-CT	V_{th_dom} as measured in test case	V_{th_rec} as measured in test case	V_{IUT} : [V_{SUP}]
[EPL-CT 28].1	[EPL-CT 26].1	[EPL-CT 27].1	7 V
[EPL-CT 28].2	[EPL-CT 26].2	[EPL-CT 27].2	14 V
[EPL-CT 28].3	[EPL-CT 26].3	[EPL-CT 27].3	18 V
[EPL-CT 28].4	[EPL-CT 26].4	[EPL-CT 27].4	7 V
[EPL-CT 28].5	[EPL-CT 26].5	[EPL-CT 27].5	14 V
[EPL-CT 28].6	[EPL-CT 26].6	[EPL-CT 27].6	18 V

6.5.4 [EPL-CT 29] Variation of $V_{SUP_NON_OP} \in [-0,3 \text{ V to } 7,0 \text{ V}]$, [18 V to 40 V]

[EPL-CT 29] shall be checked within this test, whether the IUT influences the bus during under voltage and over voltage conditions.

Figure 26 shows the test configuration of the test system “Variation of $V_{SUP_NON_OP}$ ”.




Figure 26 — Test system: Variation of $V_{SUP_NON_OP}$

Table 54 defines the test system “Variation of $V_{SUP_NON_OP}$ ”.

Table 54 — Test system: Variation of $V_{SUP_NON_OP}$

IUT node as	Class C device as master Class C device as slave	[EPL-CT 29].1 [EPL-CT 29].2
Initial state	Operational conditions: $V_{IUT}: [V_{SUP}/V_{BAT}]$ V_{PS2} R_{BUS}	Signal with a 1 V/s ramp in the range as defined in Table 55 See Table 55 See Table 55
Test steps	There is no communication on the LIN bus. A voltage ramp (up and down) is set on $V_{IUT}: [V_{SUP}/V_{BAT}]$. The stimulus stays for $t = 30 \text{ s}$ at $V_{BAT} = 40 \text{ V}$.	
Response	No dominant state on LIN shall occur. The IUT shall not be destroyed during the test. The afterward recessive voltage shall have a maximum deviation of $\pm 5 \%$ from the before recessive voltage.	
Reference	ISO 17987-4:2016, Table 10, Param 11	

Table 55 defines the test cases “Variation of $V_{SUP_NON_OP}$ ”.

Table 55 — Test cases: Variation of $V_{SUP_NON_OP}$

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	V_{PS2}	R_{BUS}
[EPL-CT 29].1	[-0,3 V to 8 V], [18 V to 40 V]	18 V	60 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 29].2	[-0,3 V to 8 V], [18 V to 40 V]		1,1 k Ω (0,1 %) + diode (1N4148)

6.5.5 I_{BUS} under several conditions

6.5.5.1 [EPL-CT 30] I_{BUS_LIM} at dominant state (driver on)

This test checks the drive capability of the output stage. A LIN driver shall pull the LIN bus below a certain voltage according to the LIN standard. The current limitation is measured indirectly.

Figure 27 shows the test configuration of the test system “ I_{BUS_LIM} at dominant state (driver on)”.




Figure 27 — Test system: I_{BUS_LIM} at dominant state (driver on)

Table 56 defines the test system “ I_{BUS_LIM} at dominant state (driver on)”.

Table 56 — Test system: I_{BUS_LIM} at dominant state (driver on)

IUT node as	Class C device as master Class C device as slave	[EPL-CT 30].1
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}] V_{Dom_TS} V_{Rec_TS} R_{BUS}	See Table 57
Test steps	The LIN pin is connected via R_{BUS} to V_{IUT} : [V_{SUP}/V_{BAT}]. A LIN communication is established between the test system and the IUT.	
Response	One communication cycle shall be successful. The dominant state bus level shall be lower than $TH_DOM = 0,251 \times V_{IUT} = 4,518\text{ V}$ for integrated devices. The dominant state bus level shall be lower than $TH_DOM = 0,251 \times (V_{IUT} - 1\text{ V}) = 4,267\text{ V}$ for ECUs.	
Reference	ISO 17987-4:2016, Table 10, Param 12	

[Table 57](#) defines the test cases “ I_{BUS_LIM} at dominant state (driver on)”.

Table 57 — Test cases: I_{BUS_LIM} at dominant state (driver on)

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	V_{DOM_TS}	V_{Rec_TS}	R_{BUS}
[EPL-CT 30].1	18 V	0 V	18 V	440 Ω (0,1 %)

6.5.5.2 [EPL-CT 31] $I_{BUS_PAS_dom}$: IUT in recessive state: $V_{BUS} = 0\text{ V}$

This test case is intended to test the input leakage current $I_{BUS_PAS_dom}$ into a node during dominant state of the LIN bus.

[Figure 28](#) shows the test configuration of the test system “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$ ”.




Figure 28 — Test case — $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

Table 58 defines the test system “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$ ”.

Table 58 — Test system: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

IUT node as	Class C device as slave	[EPL-CT 31].1
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}] R_{MEAS}	See Table 59
Test steps	There is no communication on the LIN bus.	
Response	The maximum value of voltage drop shall be higher than -500 mV .	
Reference	ISO 17987-4:2016, Table 10, Param 13	

Table 59 defines the test cases “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$ ”.

Table 59 — Test cases: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	R_{MEAS}
[EPL-CT 31].1	12 V	499 Ω (0,1 %)

6.5.5.3 [EPL-CT 32] $I_{BUS_PAS_rec}$: IUT in Recessive State: $V_{BAT} = 8,0\text{ V}$ with Variation of $V_{BUS} \in [8,0\text{ V to } 18\text{ V}]$

This test checks whether there is a diode implementation within the termination path of the IUT. The reverse current should be limited to $I_{BUS_PAS_rec(max)}$ from the LIN wire into the IUT even if V_{BUS} is higher than the IUTs supply voltage V_{BAT} .

Figure 29 shows the test configuration of the test system “ $I_{BUS_PAS_rec}$ IUT in recessive state: $V_{BAT} = 8,0\text{ V}$ with Variation of $V_{BUS} \in [8,0\text{ V to } 18\text{ V}]$ ”.




Figure 29 — Test system: $I_{BUS_PAS_rec}$ IUT in recessive state: $V_{BAT} = 8,0\text{ V}$ with variation of $V_{BUS} \in [8,0\text{ V to } 18\text{ V}]$

[Table 60](#) defines the test system “ $I_{\text{BUS_PAS_rec}}$ IUT in recessive state: $V_{\text{BAT}} = 8,0 \text{ V}$ with variation of $V_{\text{BUS}} \in [8,0 \text{ V to } 18 \text{ V}]$ ”.

Table 60 — Test system: $I_{\text{BUS_PAS_rec}}$ IUT in recessive state: $V_{\text{BAT}} = 8,0 \text{ V}$ with variation of $V_{\text{BUS}} \in [8,0 \text{ V to } 18 \text{ V}]$

IUT node as	Class C device as master Class C device as slave	[EPL-CT 32].1
Initial state	Operational conditions: $V_{\text{IUT}}: [V_{\text{SUP}}/V_{\text{BAT}}]$ R_{MEAS}	See Table 61
Test steps	V_{PS2} = Signal with a 2 V/s ramp in the range [8 V to 18 V] up and down. There is no communication on the LIN bus.	
Response	The maximum value of voltage drop shall be less than or equal to 20 mV.	
Reference	ISO 17987-4:2016, Table 10, Param 14	

[Table 61](#) defines the test cases “ $I_{\text{BUS_PAS_rec}}$ IUT in recessive state: $V_{\text{BAT}} = 8,0 \text{ V}$ with variation of $V_{\text{BUS}} \in [8,0 \text{ V to } 18 \text{ V}]$ ”.

Table 61 — Test cases: $I_{\text{BUS_PAS_rec}}$ IUT in recessive state: $V_{\text{BAT}} = 8,0 \text{ V}$ with variation of $V_{\text{BUS}} \in [8,0 \text{ V to } 18 \text{ V}]$

EPL-CT-TC	$V_{\text{IUT}}: [V_{\text{SUP}}/V_{\text{BAT}}]$	R_{MEAS}
[EPL-CT 32].1	7,0 V/8,0 V	1 000 Ω (0,1 %)

6.5.6 Slope control

6.5.6.1 Purpose

The purpose of this test is to check the duty cycle of the driver stage.

6.5.6.2 [EPL-CT 33] Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter

[Figure 30](#) shows the test configuration of the test system “Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter”.




Figure 30 — Test case — Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter

Table 62 defines the test system “Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter”.

Table 62 — Test system: Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter

IUT node as	Class C device as master Class C device as slave	[EPL-CT 33].1 – [EPL-CT 33].18
Initial state	Parameters:	
	Bus loads	See Table 63
	Operational conditions:	
	$V_{IUT}: [V_{SUP}/V_{BAT}]$ V_{Dom_TS} $V_{Rec_TS}/V_{Pull-up}$	See Table 63 0 V See Table 63
Test steps	<p>A LIN communication is established between the test system and the IUT. The highest bit rate supported by the IUT (but a maximum of 10,417 kbit/s) is used.</p> <p>Master IUT: The test system records one LIN frame transmitted by the IUT. The exact bit rate of the IUT is identified by measuring the time between the falling edges of the start bit and bit 7 of the synch byte field in the recorded frame.</p> <p>$t_{Bus_rec(max)}$ and $t_{Bus_rec(min)}$ are measured at bit 0 of the synch byte field in the recorded frame.</p> <p>Slave IUT: TST_FRM_RDBI_0 followed by TST_HDR_SR_3D is transmitted by the test system. TST_HDR_SR_3D is recorded by the test system. The exact slave bit rate is identified by measuring the time between the falling edges of the start bit and bit 2 of DB3 (RSID = F2₁₆) of the slave answer.</p> <p>$t_{Bus_rec(max)}$ and $t_{Bus_rec(min)}$ are measured at bit 1 of DB3 (RSID = F2₁₆) of the slave answer.</p>	
Response	<p>The measured duty cycle D3 shall be greater than or equal to 0,417 for $V_{SUP} = [7,0\text{ V to }18\text{ V}]$, the measured duty cycle D4 shall be less than or equal to 0,590 for $V_{SUP} = [7,6\text{ V to }18\text{ V}]$. If V_{SUP} is not accessible, then $V_{BAT} - 0,7\text{ V}$ shall be used for calculation of the duty cycle.</p>	
Reference	<p>ISO 17987-4:2016, Table 13, Param 29, Param 30</p> <p>ISO 17987-4:2016, Figure 5</p>	

Table 63 defines the test cases “Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter”.

Table 63 — Test cases: Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter

EPL-CT-TC	V _{IUT} : [V _{SUP} /V _{BAT}]	V _{Rec_TS} /V _{Pull-up}	Bus loads (C _{BUS} ; R _{BUS})	Duty cycle	
				D3 Min.	D4 Max.
[EPL-CT 33].1	7,0 V/8,0 V	6,0 V	1 nF (1 %); 1 kΩ (0,1 %)	0,417	—
[EPL-CT 33].2	7,0 V/8,0 V	6,6 V	1 nF (1 %); 1 kΩ (0,1 %)	0,417	—
[EPL-CT 33].3	7,0 V/8,0 V	6,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	—
[EPL-CT 33].4	7,0 V/8,0 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	—
[EPL-CT 33].5	7,0 V/8,0 V	6,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	—
[EPL-CT 33].6	7,0 V/8,0 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	—
[EPL-CT 33].7	7,6 V/8,6 V	6,6 V	1 nF (1 %); 1 kΩ (0,1 %)	0,417	0,590
[EPL-CT 33].8	7,6 V/8,6 V	7,2 V	1 nF (1 %); 1 kΩ (0,1 %)	0,417	0,590
[EPL-CT 33].9	7,6 V/8,6 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].10	7,6 V/8,6 V	7,2 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].11	7,6 V/8,6 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].12	7,6 V/8,6 V	7,2 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].13	18 V/18,6 V	17,0 V	1 nF (1 %); 1 kΩ (0,1 %)	0,417	0,590
[EPL-CT 33].14	18 V/18,6 V	17,6 V	1 nF (1 %); 1 kΩ (0,1 %)	0,417	0,590
[EPL-CT 33].15	18 V/18,6 V	17,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].16	18 V/18,6 V	17,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].17	18 V/18,6 V	17,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590
[EPL-CT 33].18	18 V/18,6 V	17,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,417	0,590

6.5.6.3 [EPL-CT 34] Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter

Figure 31 shows the test configuration of the test system “Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter”.




Figure 31 — Test system: Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter

Table 64 defines the test system “Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter”.

Table 64 — Test system: Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter

IUT node as	Class C device as master Class C device as slave	[EPL-CT 34].1 – [EPL-CT 34].18
Initial state	Parameters:	
	Bus loads	See Table 65
	Operational conditions:	
	$V_{IUT}: [V_{SUP}/V_{BAT}]$ V_{Dom_TS} $V_{Rec_TS}/V_{Pull-up}$	See Table 65 0 V See Table 65
Test steps	<p>A LIN communication is established between the test system and the IUT.</p> <p>Master IUT: The test system records one LIN frame transmitted by the IUT. The exact bit rate of the IUT is identified by measuring the time between the falling edges of the start bit and bit 7 of the synch byte field in the recorded frame.</p> <p>$t_{Bus_rec(max)}$ and $t_{Bus_rec(min)}$ are measured at bit 0 of the synch byte field in the recorded frame.</p> <p>Slave IUT: TST_FRM_RDBI_0 followed by TST_HDR_SR_3D is transmitted by the test system. TST_HDR_SR_3D is recorded by the test system. The exact slave bit rate is identified by measuring the time between the falling edges of the start bit and bit 2 of DB3 (RSID = F2₁₆) of the slave answer.</p> <p>$t_{Bus_rec(max)}$ and $t_{Bus_rec(min)}$ are measured at bit 1 of DB3 (RSID = F2₁₆) of the slave answer.</p>	
Response	<p>The measured duty cycle D1 shall be greater than or equal to 0,396 for $V_{SUP} = [7,0\text{ V to }18\text{ V}]$, the measured duty cycle D2 shall be less than or equal to 0,581 for $V_{SUP} = [7,6\text{ V to }18\text{ V}]$. If V_{SUP} is not accessible, then $V_{BAT} - 0,7\text{ V}$ shall be used for calculation of the duty cycle.</p>	
Reference	<p>ISO 17987-4:2016, Table 12</p> <p>ISO 17987-4:2016, Figure 5</p>	

Table 65 defines the test cases “Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter”.

Table 65 — Test cases: Measuring the duty cycle at 20,0 kbit/s — IUT as transmitter

EPL-CT-TC	V _{IUT} : [V _{SUP} /V _{BAT}]	V _{Rec_TS} /V _{Pull-up}	Bus loads (C _{BUS} ; R _{BUS})	Duty cycle	
				D1 Min.	D2 Max.
[EPL-CT 34].1	7,0 V/8,0 V	6,0 V	1 nF (1 %); 1 kΩ (0,1 %)	0,396	—
[EPL-CT 34].2	7,0 V/8,0 V	6,6 V	1 nF (1 %); 1 kΩ (0,1 %)	0,396	—
[EPL-CT 34].3	7,0 V/8,0 V	6,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	—
[EPL-CT 34].4	7,0 V/8,0 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	—
[EPL-CT 34].5	7,0 V/8,0 V	6,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	—
[EPL-CT 34].6	7,0 V/8,0 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	—
[EPL-CT 34].7	7,6 V/8,6 V	6,6 V	1 nF (1 %); 1 kΩ (0,1 %)	0,396	0,581
[EPL-CT 34].8	7,6 V/8,6 V	7,2 V	1 nF (1 %); 1 kΩ (0,1 %)	0,396	0,581
[EPL-CT 34].9	7,6 V/8,6 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].10	7,6 V/8,6 V	7,2 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].11	7,6 V/8,6 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].12	7,6 V/8,6 V	7,2 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].13	18 V/18,6 V	17,0 V	1 nF (1 %); 1 kΩ (0,1 %)	0,396	0,581
[EPL-CT 34].14	18 V/18,6 V	17,6 V	1 nF (1 %); 1 kΩ (0,1 %)	0,396	0,581
[EPL-CT 34].15	18 V/18,6 V	17,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].16	18 V/18,6 V	17,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].17	18 V/18,6 V	17,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581
[EPL-CT 34].18	18 V/18,6 V	17,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,396	0,581

6.5.7 [EPL-CT 35] Propagation delay

6.5.7.1 Propagation delay with minimum/maximum duty cycles

The following test checks the receiver’s internal delay and its symmetry. The test is done indirectly by setting the duty cycles of the responses transmitted by the test system to the maximum/minimum values. Furthermore the test system bit rate is adjusted to achieve a worst case deviation from the IUT.

Bytes sent by the test system would then look as shown in [Figure 32](#) and [Figure 33](#). To reduce testing effort, only the rising edges are transmitted delayed or in advance, as shown in [Figure 34](#) and [Figure 35](#), which does not affect the test result.




Figure 32 — Byte with minimum duty cycle (falling edges transmitted in advance, rising edges transmitted delayed)




Figure 33 — Byte with maximum duty cycle (falling edges transmitted delayed, rising edges transmitted in advance)




Figure 34 — Actual byte transmitted by test system with minimum duty cycle (rising edges transmitted delayed)




Figure 35 — Actual byte transmitted by test system with maximum duty cycle (rising edges transmitted in advance)

6.5.7.2 [EPL-CT 36] Propagation delay at 10,417 kbit/s

Figure 36 shows the test configuration of the test system “Propagation delay at 10,417 kbit/s”.




Figure 36 — Test system: Propagation delay at 10,417 kbit/s

Table 66 defines the test system “Propagation delay at 10,417 kbit/s”.

Table 66 — Test system: Propagation delay at 10,417 kbit/s

IUT node as	Class C device as master Class C device as slave	[EPL-CT 36].1 – [EPL-CT 36].6 [EPL-CT 36].7 – [EPL-CT 36].12
Initial state	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}] V _{Dom_TS} V _{Rec_TS} /V _{Pull-up}	See Table 67 0 V See Table 67
	Test steps	For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT. The highest bit rate supported by the IUT (but a maximum of 10,417 kbit/s) is used. The IUT bit rate F _{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, falling edge of start bit and bit 7, possible for values 40 ₁₆ to 7F ₁₆). For slave IUTs making use of synchronization, F _{IUT} is set to the nominal bit rate (e.g. 10,417 kbit/s). The test system bit rate is adjusted to F _{TS} as defined in Table 67 . F _{TS} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization. The rising and falling edges of the test system data are sent delayed or in advance as defined in Table 67 .
Response	256 consecutive IUT communication cycles are successful.	
Reference	ISO 17987-4:2016, Table 13, Param 29, 30 ISO 17987-4:2016, Figure 5	

[Table 67](#) defines the test cases “Propagation delay at 10,417 kbit/s”.

Table 67 — Test cases: Propagation delay at 10,417 kbit/s

EPL-CT-TC	V _{IUT} : [V _{SUP} /V _{BAT}]	V _{Rec_TS} / V _{Pull-up}	F _{TS}	Rising edge	R _{BUS}
[EPL-CT 36].1	7,0 V/8,0 V	7,0 V	F _{IUT} × (1 – F _{TS})	Transmitted delayed by t _{r3} + t _{f3} ; see Formula (5)	30 kΩ (0,1 %)
[EPL-CT 36].2			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r4} + t _{f4} ; see Formula (6)	
[EPL-CT 36].3	14,0 V/14,6 V	14 V	F _{IUT} × (1 – F _{TS})	Transmitted delayed by t _{r3} + t _{f3} ; see Formula (5)	
[EPL-CT 36].4			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r4} + t _{f4} ; see Formula (6)	
[EPL-CT 36].5	18,0 V/18,6 V	18 V	F _{IUT} × (1 – F _{TS})	Transmitted delayed by t _{r3} + t _{f3} ; see Formula (5)	
[EPL-CT 36].6			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r4} + t _{f4} ; see Formula (6)	

Table 67 (continued)

EPL-CT-TC	V _{IUT} : [V _{SUP} /V _{BAT}]	V _{Rec_TS} / V _{Pull-up}	F _{TS}	Rising edge	R _{BUS}
[EPL-CT 36].7	7,0 V/8,0 V	7,0 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r3} + t _{f3} ; see Formula (5)	1 kΩ (0,1 %)
[EPL-CT 36].8			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r4} + t _{f4} ; see Formula (6)	
[EPL-CT 36].9	14,0 V/14,6 V	14 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r3} + t _{f3} ; see Formula (5)	
[EPL-CT 36].10			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r4} + t _{f4} ; see Formula (6)	
[EPL-CT 36].11	18,0 V/18,6 V	18 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r3} + t _{f3} ; see Formula (5)	
[EPL-CT 36].12			F _{IUT} × (1 + F _{TOL})	Transmitted delayed by t _{r4} + t _{f4} ; see Formula (6)	

BIT 3 falling/rising edges transmitted delay:

$$t_{r3} = t_{f3} = \left| \frac{t_{BUS_rec(min)} - t_{BIT}}{2} \right| = \left| \frac{(D_{3_min} \times 2 \times t_{BIT}) - t_{BIT}}{2} \right| = \left| \frac{\left(0,417 \times 2 \times \frac{1}{F_{TS}}\right) - \frac{1}{F_{TS}}}{2} \right| \quad (5)$$

BIT 4 falling/rising edges transmitted delay:

$$t_{r4} = t_{f4} = \left| \frac{t_{BUS_rec(max)} - t_{BIT}}{2} \right| = \left| \frac{(D_{4_min} \times 2 \times t_{BIT}) - t_{BIT}}{2} \right| = \left| \frac{\left(0,590 \times 2 \times \frac{1}{F_{TS}}\right) - \frac{1}{F_{TS}}}{2} \right| \quad (6)$$

6.5.7.3 [EPL-CT 37] Propagation delay at 20,0 kbit/s

[Figure 37](#) shows the test configuration of the test system “Propagation delay at 20,0 kbit/s”.




Figure 37 — Test system: Propagation delay at 20,0 kbit/s

Table 68 defines the test system “Propagation delay at 20,0 kbit/s”.

Table 68 — Test system: Propagation delay at 20,0kbit/s

IUT node as	Class C device as master Class C device as slave	[EPL-CT 37].1 - [EPL-CT 37].6 [EPL-CT 37].7 - [EPL-CT 37].12
Initial state	Operational conditions: V_{IUT} : [V_{SUP}/V_{BAT}] V_{Dom_TS} $V_{Rec_TS}/V_{Pull-up}$	See Table 69 0 V See Table 69
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40_{16} to $7F_{16}$). For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 69. F_{TS} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p> <p>The rising and falling edges of the test system data are sent delayed or in advance as defined in Table 69</p>	
Response	256 consecutive communication cycles are successful.	
Reference	ISO 17987-4:2016, Table 12, Param 27, 28 ISO 17987-4:2016, Figure 5	

Table 69 defines the test cases “Propagation delay at 20,0 kbit/s”.

Table 69 — Test cases: Propagation delay at 20,0 kbit/s

EPL-CT-TC	V _{IUT} : [V _{SUP} /V _{BAT}]	V _{Rec_TS} / V _{Pull-up}	F _{TS}	Rising edge	R _{BUS}	
[EPL-CT 37].1	7,0 V/8,0 V	7,0 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r1} + t _{f1} ; see Formula (7)	30 kΩ (0,1 %)	
[EPL-CT 37].2			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r2} + t _{f2} ; see Formula (8)		
[EPL-CT 37].3	14,0 V/14,6 V	14 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r1} + t _{f1} ; see Formula (7)		
[EPL-CT 37].4			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r2} + t _{f2} ; see Formula (8)		
[EPL-CT 37].5	18,0 V/18,6 V	18 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r1} + t _{f1} ; see Formula (7)		
[EPL-CT 37].6			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r2} + t _{f2} ; see Formula (8)		
[EPL-CT 37].7	7,0 V/8,0 V	7,0 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r1} + t _{f1} ; see Formula (7)		1 kΩ (0,1 %)
[EPL-CT 37].8			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r2} + t _{f2} ; see Formula (8)		
[EPL-CT 37].9	14,0 V/14,6 V	14 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r1} + t _{f1} ; see Formula (7)		
[EPL-CT 37].10			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r2} + t _{f2} ; see Formula (8)		
[EPL-CT 37].11	18,0 V/18,6 V	18 V	F _{IUT} × (1 - F _{TS})	Transmitted delayed by t _{r1} + t _{f1} ; see Formula (7)		
[EPL-CT 37].12			F _{IUT} × (1 + F _{TS})	Transmitted delayed by t _{r2} + t _{f2} ; see Formula (8)		

BIT 1 falling/rising edges transmitted delay:

$$t_{r1} = t_{f1} = \left| \frac{t_{\text{BUS_rec(min)}} - t_{\text{BIT}}}{2} \right| = \left| \frac{(D_{1_min} \times 2 \times t_{\text{BIT}}) - t_{\text{BIT}}}{2} \right| = \left| \frac{\left(0,396 \times 2 \times \frac{1}{F_{\text{TS}}}\right) - \frac{1}{F_{\text{TS}}}}{2} \right| \quad (7)$$

BIT 2 falling/rising edges transmitted delay:

$$t_{r2} = t_{f2} = \left| \frac{t_{\text{BUS_rec(max)}} - t_{\text{BIT}}}{2} \right| = \left| \frac{(D_{2_max} \times 2 \times t_{\text{BIT}}) - t_{\text{BIT}}}{2} \right| = \left| \frac{\left(0,581 \times 2 \times \frac{1}{F_{\text{TS}}}\right) - \frac{1}{F_{\text{TS}}}}{2} \right| \quad (8)$$

6.5.8 Supply voltage offset

6.5.8.1 Purpose

The purpose of this test is to check the robustness in case of V_{BAT} and ground shift.

6.5.8.2 GND/V_{BAT} shift test — Dynamic

[Figure 38](#) shows the test configuration of the test system “GND/V_{BAT} shift test — Dynamic”.




Figure 38 — Test system: GND/V_{BAT} shift test – Dynamic

6.5.8.3 [EPL-CT 38] IUT GND shift test — Dynamic — at 20kbit/s

Table 70 defines the test system of “GND shift is applied to the IUT”.

Table 70 — Test system: GND shift is applied to the IUT

IUT node as	Class C device as master Class C device as slave	[EPL-CT 38].1 – [EPL-CT 38].4
Initial state	Operational conditions:	
	$V_{BATTERY}$	See Table 71
	V_{BS_DG}	$0,1 \times V_{BATTERY}$ [part of $V_{REC_DG}/V_{Pull-up}$]
	V_{D_DG}	1 V [part of $V_{REC_DG}/V_{Pull-up}$] (use 0 V if D_{Rev_Batt} is implemented)
	V_{GND_DG}	$0,03 \times V_{BATTERY}$ [part of $V_{REC_DG}/V_{Pull-up}$]
	$V_{REC_DG}/V_{Pull-up}$	$0,744 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	V_{DOM_DG}	$0,284 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	Test system slew rate	$1,67 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V_{BS_IUT}	$0,03 \times V_{BATTERY}$ [part of V_{IUT}]
	V_{D_IUT}	See Table 71 [part of V_{IUT}] (use 0 V if D_{Rev_Batt} is implemented)
	V_{IUT}	$V_{BATTERY} - V_{BS_IUT} - V_{D_IUT} - V_{GND_IUT}$; see Figure 38]
	V_{GND_IUT}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset, [part of V_{IUT}]; see Figure 38
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40_{16} to $7F_{16}$).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 71. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 12, Param 27, 28 ISO 17987-4:2016, Figure 5	

[Table 71](#) defines the test cases of “GND shift is applied to the IUT”.

Table 71 — Test cases: GND shift is applied to the IUT

EPL-CT-TC	F_{TS}	$V_{BATTERY}$	IUT node as	V_{D_IUT}	R_{BUS}
[EPL-CT 38].1	$F_{IUT} \times (1 - F_{TOL})$	9,2 V	Class C device as master	0,4 V	30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 38].2	$F_{IUT} \times (1 + F_{TOL})$		Class C device as master		30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 38].3	$F_{IUT} \times (1 - F_{TOL})$	20,7 V	Class C device as master		30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 38].4	$F_{IUT} \times (1 + F_{TOL})$		Class C device as master	30 k Ω	
			Class C device as slave	1 k Ω	

6.5.8.4 [EPL-CT 39] Test System GND shift test — Dynamic — at 20 kbit/s

[Table 72](#) defines the test system of “GND shift is applied to the test system”.

Table 72 — Test system: GND shift is applied to the test system

IUT node as	Class C device as master Class C device as slave	[EPL-CT 39].1 – [EPL-CT 39].4
Initial state	Operational conditions:	
	V _{BATTERY}	See Table 73
	V _{BS_DG}	0,03 × V _{BATTERY} [part of V _{REC_DG} /V _{Pull-up}]
	V _{D_DG}	0,4 V [part of V _{REC_DG} /V _{Pull-up}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND_DG}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,115 × V _{BAT} [part of V _{REC_DG} /V _{Pull-up}]
	V _{REC_DG} /V _{Pull-up}	0,744 × (V _{BATTERY} – V _{D_DG} – V _{BS_DG} – V _{GND_DG}); see Figure 38
	V _{DOM_DG}	0,284 × (V _{BATTERY} – V _{D_DG} – V _{BS_DG} – V _{GND_DG}); see Figure 38
	Test system slew rate	$1,67 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V _{BS_IUT}	0,1 × V _{BATTERY} [part of V _{IUT}]
	V _{D_IUT}	See Table 73 [part of V _{IUT}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{IUT}	V _{BATTERY} – V _{BS_IUT} – V _{D_IUT} ; see Figure 38
	V _{Gnd_IUT}	0,03 × V _{BATTERY} ; see Figure 38
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40₁₆ to 7F₁₆).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 73. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 73](#) defines the test cases of “GND shift is applied to the test system”.

Table 73 — Test cases: GND shift is applied to the test system

EPL-CT-TC	F _{TS}	V _{BATTERY}	IUT node as	V _{D_IUT}	R _{BUS}
[EPL-CT 39].1	F _{IUT} × (1 – F _{TOL})	9,2 V	Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 39].2	F _{IUT} × (1 + F _{TOL})		Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 39].3	F _{IUT} × (1 – F _{TOL})	20,7 V	Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 39].4	F _{IUT} × (1 + F _{TOL})		Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ

6.5.8.5 [EPL-CT 40] IUT V_{BAT} shift test — Dynamic — at 20 kbit/s

[Table 74](#) defines the test system of “V_{BAT} shift is applied the IUT”.

Table 74 — Test system: V_{BAT} shift is applied the IUT

IUT node as	Class C device as master Class C device as slave	[EPL-CT 40].1, [EPL-CT 40].2, [EPL-CT 40].3, [EPL-CT 40].4
Initial state	Operational conditions:	
	$V_{BATTERY}$	See Table 75
	V_{BS_DG}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset [part of $V_{REC_DG}/V_{Pull-up}$]
	V_{D_DG}	1 V [part of $V_{REC_DG}/V_{Pull-up}$] (use 0 V if D_{Rev_Batt} is implemented)
	V_{GND_DG}	$0,03 \times V_{BATTERY}$ [part of $V_{REC_DG}/V_{Pull-up}$]
	$V_{REC_DG}/V_{Pull-up}$	$0,744 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	V_{DOM_DG}	$0,284 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	Test system slew rate	$1,67 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V_{BS_IUT}	$0,03 \times V_{BATTERY}$ [part of V_{IUT}]
	V_{D_IUT}	See Table 75 [part of V_{IUT}] (use 0 V if D_{Rev_Batt} is implemented)
	V_{IUT}	$V_{BATTERY} - V_{BS_IUT} - V_{D_IUT}$; see Figure 38
	V_{GND_IUT}	$0,1 \times V_{BATTERY}$; see Figure 38
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40_{16} to $7F_{16}$).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 75. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 75](#) defines the test cases of “ V_{BAT} shift is applied the IUT”.

Table 75 — Test cases: V_{BAT} shift is applied the IUT

EPL-CT-TC	F_{TS}	$V_{BATTERY}$	IUT node as	V_{D_IUT}	R_{BUS}
[EPL-CT 40].1	$F_{IUT} \times (1 - F_{TOL})$	9,2 V	Class C device as master	0,4 V	30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 40].2	$F_{IUT} \times (1 + F_{TOL})$		Class C device as master		30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 40].3	$F_{IUT} \times (1 - F_{TOL})$	20,7 V	Class C device as master		30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 40].4	$F_{IUT} \times (1 + F_{TOL})$		Class C device as master		30 k Ω
			Class C device as slave		1 k Ω

6.5.8.6 [EPL-CT 41] Test System V_{BAT} shift test — Dynamic — at 20 kbit/s

[Table 76](#) defines the test system of “ V_{BAT} shift is applied the test system”.

Table 76 — Test system: V_{BAT} shift is applied the test system

IUT node as	Class C device as master Class C device as slave	[EPL-CT 41].1, [EPL-CT 41].2, [EPL-CT 41].3, [EPL-CT 41].4
Initial state	Operational conditions:	
	V _{BATTERY}	See Table 77
	V _{BS_DG}	0,03 × V _{BATTERY} [part of V _{REC_DG} /V _{Pull-up}]
	V _{D_DG}	0,4 V [part of V _{REC_DG} /V _{Pull-up}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND_DG}	0,1 × V _{BATTERY} [part of V _{REC_DG} /V _{Pull-up}]
	V _{REC_DG} /V _{Pull-up}	0,744 × (V _{BATTERY} - V _{D_DG} - V _{BS_DG} - V _{GND_DG}); see Figure 38
	V _{DOM_DG}	0,284 × (V _{BATTERY} - V _{D_DG} - V _{BS_DG} - V _{GND_DG}); see Figure 38
	Test system slew rate	$1,67 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V _{BS_IUT}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset [part of V _{IUT}]
	V _{D_IUT}	See Table 77 [part of V _{IUT}] (use 0 V if D _{Rev_Batt} is implemented)
V _{IUT}	V _{BATTERY} - V _{BS_IUT} - V _{D_IUT} - V _{GND_IUT} ; see Figure 38	
V _{GND_IUT}	0,03 × V _{BATTERY} ; see Figure 38	
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40₁₆ to 7F₁₆).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 77. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 77](#) defines the test cases of “V_{BAT} shift is applied the test system”.

Table 77 — Test cases: V_{BAT} shift is applied the test system

EPL-CT-TC	F _{TS}	V _{BATTERY}	IUT node as	V _{D_IUT}	R _{BUS}
[EPL-CT 41].1	F _{IUT} × (1 - F _{TOL})	9,2 V	Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 41].2	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 41].3	F _{IUT} × (1 - F _{TOL})	20,7 V	Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 41].4	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ

6.5.8.7 [EPL-CT 42] IUT GND shift test — Dynamic — at 10,417 kbit/s

[Table 78](#) defines the test system of “GND shift is applied to the IUT”.

Table 78 — Test system: GND shift is applied to the IUT

IUT node as	Class C device as master Class C device as slave	[EPL-CT 42].1, [EPL-CT 42].2, [EPL-CT 42].3, [EPL-CT 42].4
Initial state	Operational conditions:	
	$V_{BATTERY}$	See Table 79
	V_{BS_DG}	$0,1 \times V_{BATTERY}$ [part of $V_{REC_DG}/V_{Pull-up}$]
	V_{D_DG}	1 V [part of $V_{REC_DG}/V_{Pull-up}$] (use 0 V if D_{Rev_Batt} is implemented)
	V_{GND_DG}	0 V
	$V_{REC_DG}/V_{Pull-up}$	$0,778 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	V_{DOM_DG}	$0,251 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	Test system slew rate	$2,18 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V_{BS_IUT}	0 V, [part of V_{IUT}]; see Figure 38
	V_{D_IUT}	See Table 79 [part of V_{IUT}] (use 0 V if D_{Rev_Batt} is implemented)
	V_{IUT}	$V_{BAT} - V_{BS_IUT} - V_{D_IUT} - V_{GND_IUT}$; see Figure 38
	V_{GND_IUT}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset, [part of V_{IUT}]; see Figure 38
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT. The highest bit rate supported by the IUT (but a maximum of 10,417 kbit/s) is used.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40_{16} to $7F_{16}$).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 79. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 79](#) defines the test cases of “GND shift is applied to the IUT”.

Table 79 — Test cases: GND shift is applied to the IUT

EPL-CT-TC	F_{TS}	$V_{BATTERY}$	IUT node as	V_{D_IUT}	R_{BUS}
[EPL-CT 42].1	$F_{IUT} \times (1 - F_{TOL})$	9,2 V	Class C device as master	0,4 V	30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 42].2	$F_{IUT} \times (1 + F_{TOL})$		Class C device as master		30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 42].3	$F_{IUT} \times (1 - F_{TOL})$	20,7 V	Class C device as master		30 k Ω
			Class C device as slave		1 k Ω
[EPL-CT 42].4	$F_{IUT} \times (1 + F_{TOL})$		Class C device as master		30 k Ω
			Class C device as slave		1 k Ω

6.5.8.8 [EPL-CT 43] Test System GND shift test — Dynamic — at 10,417 kbit/s

[Table 80](#) defines the test system of “GND shift is applied to the test system”.

Table 80 — Test system: GND shift is applied to the test system

IUT node as	Class C device as master Class C device as slave	[EPL-CT 43].1, [EPL-CT 43].2, [EPL-CT 43].3, [EPL-CT 43].4
Initial state	Operational conditions:	
	V _{BATTERY}	See Table 81
	V _{BS_DG}	0 V
	V _{D_DG}	0,4 V [part of V _{REC_DG} /V _{Pull-up}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND_DG}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ [part of V _{REC_DG} /V _{Pull-up}]
	V _{REC_DG} /V _{Pull-up}	$0,778 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	V _{DOM_DG}	$0,251 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$ [part of V _{REC_DG} /V _{Pull-up}]; see Figure 38
	Test system slew rate	$2,18 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V _{BS_IUT}	$0,1 \times V_{BATTERY}$ [part of V _{IUT}]
	V _{D_IUT}	See Table 81 [part of V _{IUT}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{IUT}	$V_{BATTERY} - V_{BS_IUT} - V_{D_IUT} - V_{GND_IUT}$; see Figure 38
V _{GND_IUT}	0 V [part of V _{IUT}]; see Figure 38	
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT. The highest bit rate supported by the IUT (but a maximum of 10,417 kbit/s) is used.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40₁₆ to 7F₁₆).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 81. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 81](#) defines the test cases of “GND shift is applied to the test system”.

Table 81 — Test cases of: GND shift is applied to the test system

EPL-CT-TC	F _{TS}	V _{BATTERY}	IUT node as	V _{D_IUT}	R _{BUS}
[EPL-CT 43].1	F _{IUT} × (1 - F _{TOL})	9,2 V	Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 43].2	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 43].3	F _{IUT} × (1 - F _{TOL})	20,7 V	Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 43].4	F _{IUT} × (1 + F _{TOL})		Class C device as master	30 kΩ	
			Class C device as slave	1 kΩ	

6.5.8.9 [EPL-CT 44] IUT V_{BAT} shift test - Dynamic - at 10,417 kbit/s

[Table 82](#) defines the test system of “V_{BAT} shift is applied the IUT”.

Table 82 — Test system: V_{BAT} shift is applied the IUT

IUT node as	Class C device as master Class C device as slave	[EPL-CT 44].1, [EPL-CT 44].2, [EPL-CT 44].3, [EPL-CT 44].4
Initial state	Operational conditions:	
	V _{BATTERY}	See Table 83
	V _{BS_DG}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ (5 Hz sinus signal with offset) [part of V _{REC_DG} /V _{Pull-up}]
	V _{D_DG}	1 V [part of V _{REC_DG} /V _{Pull-up}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND_DG}	0 V [part of V _{REC_DG} /V _{Pull-up}]
	V _{REC_DG} /V _{Pull-up}	$0,778 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	V _{DOM_DG}	$0,251 \times (V_{BATTERY} - V_{D_DG} - V_{BS_DG} - V_{GND_DG})$; see Figure 38
	Test system slew rate	$2,18 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V _{BS_IUT}	0 V [part of V _{IUT}]
	V _{D_IUT}	See Table 83 [part of V _{IUT}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{IUT}	$V_{BATTERY} - V_{BS_IUT} - V_{D_IUT} - V_{GND_IUT}$; see Figure 38
	V _{GND_IUT}	$0,1 \times V_{BATTERY}$; see Figure 38
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT. The highest bit rate supported by the IUT (but a maximum of 10,417 kbit/s) is used.</p> <p>The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40₁₆ to 7F₁₆).</p> <p>For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 83. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 83](#) defines the test cases of “V_{BAT} shift is applied the IUT”.

Table 83 — Test cases of: V_{BAT} shift is applied the IUT

EPL-CT-TC	F _{TS}	V _{BATTERY}	IUT node as	V _{D_IUT}	R _{BUS}
[EPL-CT 44].1	F _{IUT} × (1 - F _{TOL})	9,2 V	Class C device as master	0,4 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 44].2	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 44].3	F _{IUT} × (1 - F _{TOL})	20,7 V	Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 44].4	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ

6.5.8.10 [EPL-CT 45] Test System V_{BAT} shift test - Dynamic - at 10,417 kbit/s

[Table 84](#) defines the test system of “V_{BAT} shift is applied to the test system”.

Table 84 — Test system: V_{BAT} shift is applied to the test system

IUT node as	Class C device as master Class C device as slave	[EPL-CT 45].1, [EPL-CT 45].2, [EPL-CT 45].3, [EPL-CT 45].4
Initial state	Operational conditions:	
	V _{BATTERY}	See Table 85
	V _{BS_DG}	0 V [part of V _{REC_DG} /V _{Pull-up}]
	V _{D_DG}	0,4 V [part of V _{REC_DG} /V _{Pull-up}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND_DG}	0,1 × V _{BATTERY} , [part of V _{REC_DG} /V _{Pull-up}]
	V _{REC_DG} /V _{Pull-up}	0,778 × (V _{BATTERY} - V _{D_DG} - V _{BS_DG} - V _{GND_DG}); see Figure 38
	V _{DOM_DG}	0,251 × (V _{BATTERY} - V _{D_DG} - V _{BS_DG} - V _{GND_DG}); see Figure 38
	Test system slew rate	$2,18 \times \frac{V_{REC_DG}}{t_{BIT}}$
	V _{BS_IUT}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ (5 Hz sinus signal with offset) [part of V _{IUT}]
	V _{D_IUT}	See Table 85 [part of V _{IUT}] (use 0 V if D _{Rev_Batt} is implemented)
	V _{IUT}	V _{BATTERY} - V _{BS_IUT} - V _{D_IUT} - V _{GND_IUT} ; see Figure 38
V _{Gnd_IUT}	0 V [part of V _{IUT}]; see Figure 38	
Test steps	<p>For master IUTs and slave IUTs without making use of synchronization, a LIN communication is established between the test system and the IUT. The highest bit rate supported by the IUT (but a maximum of 10,417 kbit/s) is used. The IUT bit rate F_{IUT} is measured (master bit rate in synch field, between falling edge of start bit and bit 7; slave bit rate in data byte 1, between falling edge of start bit and bit 7, possible for values 40₁₆ to 7F₁₆). For slave IUTs with making use of synchronization, F_{IUT} is set to the nominal bit rate (i.e. 19,2 kbit/s).</p> <p>The test system bit rate is adjusted to F_{TS} as defined in Table 85. F_{TOL} is 2 % for master IUTs and slave IUTs without making use of synchronization, and 0,5 % for slave IUTs with making use of synchronization.</p>	
Response	256 consecutive IUT communication cycles shall be successful.	
Reference	ISO 17987-4:2016, Table 10, Param 23	

[Table 85](#) defines the test cases of “V_{BAT} shift is applied to the test system”.

Table 85 — Test cases of: V_{BAT} shift is applied to the test system

EPL-CT-TC	F _{TS}	V _{BATTERY}	IUT node as	V _{D_IUT}	R _{BUS}
[EPL-CT 45].1	F _{IUT} × (1 - F _{TOL})	9,2 V	Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 45].2	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 45].3	F _{IUT} × (1 - F _{TOL})	20,7 V	Class C device as master	1 V	30 kΩ
			Class C device as slave		1 kΩ
[EPL-CT 45].4	F _{IUT} × (1 + F _{TOL})		Class C device as master		30 kΩ
			Class C device as slave		1 kΩ

6.5.9 Failure

6.5.9.1 Purpose

The purpose of this test is to check whether some parasitic reverse currents are flowing into the IUT.

6.5.9.2 [EPL-CT 46] Loss of battery

Figure 39 shows the test configuration of the test system “Loss of battery”.




Figure 39 — Test system: Loss of battery

Table 86 defines the test system “Loss of battery”.

Table 86 — Test system: Loss of battery

IUT node as	Class C device as master Class C device as slave	[EPL-CT 46].1
Initial state	Parameters:	
	RMEAS	10 kΩ (0,1 %)
	Operational conditions: VIUT: [VSUP/VBAT] = GND Failure 0 < VPS1 < 18 V	Loss of battery
Test steps	The power supply is disconnected from the IUT VIUT PIN. VPS1 = Signal with a 2 V/s ramp in the range [0 V to 18 V] up and down.	
Response	During all test, no parasitic current paths shall be formed between the bus line and the IUT. IBUS shall be less than 100 μA, means 1 V voltage drop over RMEAS = 10 kΩ. After reconnecting battery line, the IUT shall restart after failure recovery.	
Reference	ISO 17987-4:2016, Table 10, Param 16	

6.5.9.3 [EPL-CT 47] Loss of GND

Figure 40 shows the test configuration of the test system “Loss of GND”.




Figure 40 — Test system: Loss of GND

Table 87 defines the test system “Loss of GND”.

Table 87 — Test system: Loss of GND

IUT node as	Class C device as slave	[EPL-CT 47].1
Initial state	Parameters:	
	R _{MEAS}	1 kΩ (0,1 %)
	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}] G _{ND_IUT} = V _{IUT} Failure	V _{IUT} = V _{PS1} = 12 V Local GND shorted to V _{IUT} Loss of ground
Test steps	The ground is disconnected from the IUT. V _{PS2} – Signal with a 2 V/s ramp in the range [0 V to 18 V] up and down.	
Response	During all test, no parasitic current paths shall be formed between the bus line and the IUT. I _{BUS} shall be included in ±1 mA, means 1 V voltage drop over R _{MEAS} = 1 kΩ. After reconnecting ground line, the IUT shall restart after failure recovery.	
Reference	ISO 17987-4:2016, Table 10, Param 15	

6.5.10 [EPL-CT 48] Verifying internal capacitance and dynamic interference — IUT as slave

The purpose of this test is to check the internal capacitance of the IUT under normal and fault conditions. The IUT shall not interfere dynamically with bus signals when it is in passive (non-transmitting) or unpowered state.

Figure 41 shows the test configuration of the test system “Verifying internal capacitance and dynamic interference — IUT as slave”.




Figure 41 — Test system: Verifying internal capacitance and dynamic interference — IUT as slave

Table 88 defines the switch settings depending on IUT configuration.

Table 88 — Switch settings depending on IUT configuration

Switch	Setting decription
S3	Normally closed. In case where IUT has switchable and deactivated internal pull-up (e.g. in power loss conditions), open S3.
S4	Normally closed. In case where IUT is a 3-pin node or ECU, where reverse polarity protection is included in IUT, open S4.
S5A/B	In case where IUT is connected by a wire harness. During reference measurement, close both S5A and S5B and disconnect IUT from harness, so the harness capacitance is accounted for in the reference.

Table 89 defines the test system "Verifying internal capacitance and dynamic interference — IUT as slave".

Table 89 — Test system: Verifying internal capacitance and dynamic interference — IUT as slave

IUT node as	Class C device as slave	[EPL-CT 48].1, [EPL-CT 48].2, [EPL-CT 48].3
Initial state	Parameters:	
	R _{COMMON}	1 kΩ (0,1 %)
	C _{COMMON}	750 pF (1,5 nF + 1,5 nF in series) (1 %)
	R _{REF}	30 kΩ (0,1 %)
	C _{REF}	250 pF (100 pF 150 pF parallel) (1 %)
	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}]	14 V

Table 89 (continued)

IUT node as	Class C device as slave	[EPL-CT 48].1, [EPL-CT 48].2, [EPL-CT 48].3
Test steps	The LIN Bus is driven with a 10 kHz rectangular signal with a duty cycle of 50 %. Rise time ≤ 20 ns. Slope time measurements are done at 10 %, 90 % of slope voltage. S5B closed: Measuring rise time T_{REF} on a known capacitance of 250 pF + 750 pF. S5A closed: Measuring rise time T_{int} with the IUT internal capacitance + 750 pF.	
Response	C_{SLAVE} shall be less than or equal to 250 pF: $T_{int} \leq T_{REF}$. The IUT shall not interfere with the dynamic stimulus.	
Reference	ISO 17987-4:2016, Table 20, Param 37 ISO 17987-4:2016, 5.3.9.2	

Table 90 defines the test cases “Verifying internal capacitance and dynamic interference – IUT as slave”.

Table 90 — Test cases: Verifying internal capacitance and dynamic interference — IUT as slave

EPL-CT-TC	Condition	S1	S2
[EPL-CT 48].1	Normal power supply IUT shall be in normal mode.	V_{PS}	GND
[EPL-CT 48].2	IUT loss of GND (IUT GND shorted to power supply).	V_{PS}	V_{PS}
[EPL-CT 48].3	IUT loss of V_{PS} [IUT V_{IUT} : (V_{SUP}/V_{BAT}) shorted to GND].	GND	GND

6.6 Operation mode termination

6.6.1 General

An external resistor R_{meas} is switched to the LIN pin. To get the value of the internal resistor, current and voltage shall be measured. These values are gathered for two different settings, and the internal resistance is calculated using [Formulae \(1\), \(2\), \(3\) and \(4\)](#).

Figure 42 shows the test configuration of the test system “Operation mode”.




Figure 42 — Test system: Operation mode

6.6.2 [EPL-CT 49] Measuring internal resistor — IUT as slave

[Table 91](#) defines the test system “Measuring internal resistor — IUT as slave”.

Table 91 — Test system: Measuring internal resistor — IUT as slave

IUT node as	Class C device as slave	[EPL-CT 49].1
Initial state	Parameters:	
	R_{meas1}	10 k Ω (0,1 %)
	R_{meas2}	20 k Ω (0,1 %)
	Operational conditions:	
	V_{IUT} : [$V_{\text{SUP}}/V_{\text{BAT}}$]	14 V
Test steps	The IUT shall be in operational/active mode. There is no communication on the LIN bus. If the IUT incorporates a bus dominant state timeout detection, which disables the IUT's pull-up resistor, the measurement shall take place before a timeout is detected.	
Response	R_{int} value shall be included in the range [20 k Ω ; 60 k Ω]; see Formula (4) .	
Reference	ISO 17987-4:2016, Table 11, Param 26	

6.6.3 [EPL-CT 50] Measuring internal resistor — IUT as master

[Table 92](#) defines the test system “Measuring internal resistor — IUT as master”.

Table 92 — Test system: Measuring internal resistor — IUT as master

IUT node as	Class C device as master	[EPL-CT 50].1
Initial state	Parameters:	
	R_{meas1}	1 k Ω (0,1 %)
	R_{meas2}	2 k Ω (0,1 %)
	Operational conditions:	
	V_{IUT} : [$V_{\text{SUP}}/V_{\text{BAT}}$]	14 V
Test steps	The IUT shall be in operational/active mode. There is no communication on the LIN bus. If the IUT incorporates a bus dominant state timeout detection, which disables the IUT's pull-up resistor, the measurement shall take place before a timeout is detected.	
Response	R_{int} value shall be included in the range [900 Ω ; 1 100 k Ω]; see Formula (4) . $R_{\text{meas1}} = 1 \text{ k}\Omega$ (0,1 %); $R_{\text{meas2}} = 2 \text{ k}\Omega$ (0,1 %).	
Reference	ISO 17987-4:2016, Table 11, Param 25	

6.7 Static test cases

The motivation of static test cases is to check the availability and the boundaries in the datasheet of the IUT.

For all integrated circuits, every related parameter in [Table 93](#) shall be part of the datasheet and fulfil the specified boundaries in terms of physical worst case condition. Datasheet parameter names may deviate from the names in [Table 93](#), but in this case, a cross-reference list (datasheet versus [Table 93](#)) shall be provided for this test. Parameter conditions may deviate from the conditions in [Table 93](#), if the datasheet conditions are according to the physical worst case context in [Table 93](#) at least.

If one parameter does not pass this test, the result of the whole conformance test is “Failed”. See ISO 17987-4:2016, Table 8, Table 10, and Table 20.

[Table 93](#) defines the test system “LIN static test parameters for datasheets of integrated circuits”.

Table 93 — Test system: LIN static test parameters for datasheets of integrated circuits

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
1.	Param 6	t_{BFS}	—	2/16	t_{BIT}	Value of accuracy of the byte field detection	All devices	Max.	—
2.	Param 7	t_{EBS}	7/16		t_{BIT}	Earliest bit sample time, $t_{EBS} \leq t_{LBS}$	All devices	—	Min.
3.	Param 8	t_{LBS}	—	10/16 $T_{BIT} - t_{BFS}$	t_{BIT}	Latest bit sample, $t_{LBS} \geq t_{EBS}$	All devices	Max.	—
4.	Param 9	V_{BAT}^a	8,0	18,0	V	ECU operating voltage range	All devices with integrated reverse-polarity diode	Min.	Max.
5.	Param 10	V_{SUP}^b	7,0	18,0	V	Supply voltage range	All devices without integrated reverse polarity diode	Min.	Max.
6.	Param 11	$V_{SUP_NON_OP}$	-0,3	40,0	V	Voltage range within which the device is not destroyed; no guarantee of correct operation	All devices	Min.	Max.
7.	Param 82	$V_{BUS_MAX_RATINGS}$	-27,0	40,0	V	Voltage range within which the device is not destroyed; no guarantee of correct operation	All devices	Min.	Max.
8.	Param 12	$I_{BUS_LIM}^c$	40	200	mA	Current limitation for driver dominant state driver on $V_{BUS} = V_{BAT_max}^d$	All devices with integrated LIN transmitter	Max.	Min.
9.	Param 13	$I_{BUS_PAS_dom}$	-1		mA	Input leakage current at the Receiver incl. slave pull-up resistor as specified in Param 26 driver off $V_{BUS} = 0\text{ V}$ $V_{BAT} = 12\text{ V}$	All devices with integrated slave pull-up resistor	—	Min.
10.	Param 14	$I_{BUS_PAS_rec}$	—	20	μA	Driver off $8\text{ V} < V_{BAT} < 18\text{ V}$ $8\text{ V} < V_{BUS} < 18\text{ V}$ $V_{BUS} > V_{BAT}$	All devices	Max.	—
11.	Param 15	$I_{BUS_NO_GND}$	-1	1	mA	Control unit disconnected from ground $GND_{Device} = V_{SUP}$ $0\text{ V} < V_{BUS} < 18\text{ V}$ $V_{BAT} = 12\text{ V}$ Loss of local ground shall not affect communication in the residual network.	All devices	Max.	Min.

Table 93 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
12.	Param 16	I _{BUS_NO_BAT}	—	100	µA	V _{BAT} disconnected V _{SUP} = GND 0 < V _{BUS} < 18 V Node shall sustain the current that can flow under this condition. Bus shall remain operational under this condition.	All devices	Max.	—
13.	Param 17	V _{BUS_dom}	—	0,4	V _{SUP}	Receiver dominant state	All devices with integrated LIN receiver	—	Max.
14.	Param 18	V _{BUS_rec}	0,6	—	V _{SUP}	Receiver recessive state	All devices with integrated LIN receiver	Min.	—
15.	Param 19	V _{BUS_CNT}	0,475	0,525	V _{SUP}	V _{BUS_CNT} = (V _{th_dom} + V _{th_rec})/2 ^e	All devices with integrated LIN receiver	Max.	Min.
16.	Param 20	V _{HYS}	—	0,175	V _{SUP}	V _{HYS} = V _{th_rec} - V _{th_dom}	All devices with integrated LIN receiver	Max.	—
17.	Param 27	D1 (Duty Cycle 1)	0,396	—	—	T _{HRec(-max)} = 0,744 × V _{SUP} ; T _{HDom(-max)} = 0,581 × V _{SUP} ; V _{SUP} = 7,0 V to 18 V; t _{BIT} = 50 µs; D1 = t _{Bus_rec(min)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D1 valid for 20 kbit/s	—	Min.
18.	Param 28	D2 (Duty Cycle 2)	—	0,581	—	T _{HRec(min)} = 0,422 × V _{SUP} ; T _{HDom(min)} = 0,284 × V _{SUP} ; V _{SUP} = 7,6 V to 18 V; t _{BIT} = 50 µs; D2 = t _{Bus_rec(max)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D2 valid for 20 kbit/s	Max.	—
19.	Param 29	D3 (Duty Cycle 3)	0,417	—	—	T _{HRec(-max)} = 0,778 × V _{SUP} ; T _{HDom(-max)} = 0,616 × V _{SUP} ; V _{SUP} = 7,0 V to 18 V; t _{BIT} = 96 µs; D3 = t _{Bus_rec(min)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D3 valid for 10,417 kbit/s	—	Min.
20.	Param 30	D4 (Duty Cycle 4)	—	0,590	—	T _{HRec(min)} = 0,389 × V _{SUP} ; T _{HDom(min)} = 0,251 × V _{SUP} ; V _{SUP} = 7,6 V to 18 V; t _{BIT} = 96 µs; D4 = t _{Bus_rec(max)} / (2 × t _{BIT})	All devices with integrated LIN transmitter D4 valid for 10,417 kbit/s	Max.	—

Table 93 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
21.	Param 31	t_{rx_pd}	—	6	µs	Propagation delay of receiver	All devices with integrated LIN receiver	Max.	—
22.	Param 32	t_{rx_sym}	-2	2	µs	Symmetry of receiver propagation delay rising edge with respect to falling edge	All devices with integrated LIN receiver	Max.	Min.
23.	Param 26	R _{SLAVE}	20	60	kΩ	The serial diode is mandatory.	All devices with integrated slave pull-up resistor	Max.	Min.
24.	Param 25	R _{MASTER}	900	1 100	Ω	The serial diode is mandatory. Only for valid for transceiver with integrated master pull-up resistor	All devices with integrated master pull-up resistor	Max.	Min.
25.	Param 37	C _{SLAVE}	—	250	pF	Capacitance of slave node	All LIN slave devices	Max.	—
26.	6.3.7.1	LIN device states changes	—	—	—	All LIN device state changes on conditional events (e.g. temperature shut-down) shall be specified in the LIN device datasheet.	All devices	—	—
27.	—	LIN transceiver input capacitance	—	—	—	A maximum LIN transceiver input capacitance shall be specified in the LIN device datasheet. Please consider the datasheet limits (e.g. voltage, temperature).		—	—

^a V_{BAT} denotes the supply voltage at the connector of the control unit and may be different from the internal supply V_{SUP} for electronic components (see ISO 17987-4:—, 5.3.2).

^b V_{SUP} denotes the supply voltage at the transceiver inside the control unit and may be different from the external supply V_{BAT} for control units (see ISO 17987-4:2016, 5.3.2).

^c I_{BUS} : Current flowing into the node.

^d A transceiver shall be capable to sink at least 40 mA. The maximum current flowing into the node shall not exceed 200 mA under DC conditions to avoid possible damage.

^e V_{th_dom} : receiver threshold of the recessive to dominant LIN bus edge. V_{th_rec} : receiver threshold of the dominant to recessive LIN bus edge.

7 EPL 24 V LIN devices with RX and TX access

This clause addresses class A and class B devices.

7.1 Test specification overview

7.1.1 Test case organization

The intention of each test case is described at first, with a short textual explanation. Before tests are executed, the test system shall be set to its initial state as described in 7.2.

The test procedure and the expected results are described in the form of a chart for each test case. The table below is a typical test description.

Table 94 defines the test case organization.

Table 94 — Test case organization

IUT node as	Class A/B/C device as master or slave or both	Corresponding test number TC x, TC y, where x, y are the test case number
Initial state	Parameters:	
	Number of nodes	number of node in the test implementation
	Bus loads	in order to simulate a LIN network
	Operational conditions:	
	IUT mode	Operation mode for the IUT (e.g. normal mode, low power mode, ...).
	TX signal	State of TX pin at the beginning of the test.
	RX signal	Logical output voltages of the Rx pin corresponding to recessive/dominant level at the LIN pin are taken from the datasheet of the IUT.
	V_{BAT} , V_{SUP} , V_{IUT} , V_{CC} , $V_{PS1/2}$, V_{BUS}	Value in Volt
	Failure	In order to set failure at
GND Shift	Value in Volt	
Test steps	Describe the test stages.	
Response	Describe the result expected in order to decide if the test passed or failed.	
Reference	Corresponding number in ISO 17987-4.	

IUT may be a master or slave ECU or an individual transceiver chip. The RX, TX and V_{SUP} signals shall be accessible for proper test execution. It is recommended to test with RX/TX access, if not possible testing according the specification without RX/TX access (see Clause 6) is accepted. Depending on the type of IUT, the supply voltage is V_{BAT} for ECU or V_{SUP} for a chip called V_{IUT} in this description.

7.1.2 Measurement and signal generation — Requirements

Table 95 defines the measurement and signal generation — Requirements.

Table 95 — Measurement and signal generation — Requirements

Signal generation:	Rise/Fall time		40ns
	Frequency		20 ppm
	Jitter		<30 ns
Signal measurement:	Dynamic signals:		Oscilloscope 100 MHz Rise time ≤3,5ns
	Static signals:	DC voltage	0,5 %
		DC current	0,6 %
		Resistance	0,5 %
Power Supply (V_{BAT} , V_{SUP} , V_{IUT} , V_{CC} , $V_{PS1/2}$, V_{BUS})	Resolution	10 mV/1 mA	
	Accuracy	0,2 % of value	

7.2 Operational conditions — Calibration

7.2.1 Electrical input/output, LIN protocol

The initial configuration for each test case is defined here. Any requirements for individual tests are specified with the test case.

[Table 96](#) defines the initial state of electrical input/output.

Table 96 — Initial state of electrical input/output

Initial state	Parameters:	
	Number of nodes	1
	Bus loads	
	Operational conditions:	
	IUT mode	Set to normal/active mode
	TX signal	Recessive
	V_{BAT} , V_{SUP} , V_{IUT} , V_{CC} , $V_{PS1/2}$, V_{BUS}	Specified for each test
	Failure	No failure
	GND shift	0 V

7.2.2 [EPL-CT 51] Operating voltage range

This test shall ensure the correct operation in the valid supply voltage ranges, by correct reception of dominant bits. The IUT is therefore supplied with an increasing/decreasing voltage ramp.

[Figure 43](#) shows the test configuration of the test system “Operating voltage range with RX and TX access for 24 V LIN systems”.




Figure 43 — Test system: Operating voltage range with RX and TX access

Table 97 defines the test system “Operating voltage range with RX and TX access”.

Table 97 — Test system: Operating voltage range with RX and TX access

IUT node as	Class B device as master or slave Class A device	[EPL-CT 51].1, [EPL-CT 51].2
Initial state	Operational conditions: $V_{IUT}: [V_{SUP}/V_{BAT}]$	Table 98
Test steps	A voltage ramp is set on the V_{SUP}/V_{BAT} as defined on Table 98. For BR_Range_20K 24 V LIN system the LIN signal is driven with a 10 kHz rectangular signal with a duty cycle of 50 %, a voltage swing of 36 V and a rise/fall time of 40 ns. For BR_Range_10K 24 V LIN system the LIN signal is driven with a 5,2 kHz rectangular signal with a duty cycle of 50 % and a voltage swing of 36V and a rise/fall time of 40 ns. The IUT shall be in operational/active mode	
Response	For BR_Range_20K 24 V LIN system the RX pin of the IUT shall show the 10 kHz signal and for BR_Range_10K 24 V LIN system the RX pin of the IUT shall show a 5,2 kHz signal. A maximum deviation of 10 % (time, voltage) is allowed (see Figure 2).	
Reference	ISO 17987-4:2016, Table 15, Param 7, Param 8, Param 52, Param 53	

Figure 44 shows the RX response of the test system “Operating voltage range”.




Figure 44 — RX response of test system: Operating voltage range

Table 98 defines the test cases for “Operating voltage ramp”.

Table 98 — Test cases: Operating voltage ramp

EPL-CT-TC	V _{IUT} range: [V _{SUP} range/V _{BAT} range]	Signal ramp	Test
[EPL-CT 51].1	[15,0 V to 36 V]/[16,0 V to 36 V]	0,1 V/s	BR_Range_20K test
[EPL-CT 51].2	[36 V to 15,0 V]/[36 V to 16,0 V]	0,1 V/s	BR_Range_20K test
[EPL-CT 51].3	[7,0 V to 36 V]/[8,0 V to 36 V]	0,1 V/s	BR_Range_10K test
[EPL-CT 51].4	[36 V to 7,0 V]/[36 V to 8,0 V]	0,1 V/s	BR_Range_10K test

7.2.3 Threshold voltages

7.2.3.1 General

This group of tests checks whether the receiver threshold voltages of the IUT are implemented correctly within the entire specified operating supply voltage range. The LIN bus voltage is driven with a voltage ramp, checking the entire dominant and recessive signal area with respect to the applied supply voltage. In 7.2.3.2 and 7.2.3.3, the signal shall stay continuously on recessive or dominant level depending on the test case. In 7.2.3.4, the RX output transition is detected. Figure 45 shows the triangle signal on the LIN bus.




Figure 45 — Triangle signal on the LIN bus

7.2.3.2 [EPL-CT 52] IUT as receiver: V_{SUP} at V_{BUS_dom} (down)

Figure 46 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.




Figure 46 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

Table 99 defines the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.

Table 99 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

IUT node as	Class A device [EPL-CT 52].1, [EPL-CT 52].2, [EPL-CT 52].3	
Initial state	Operational conditions:	
	$V_{IUT}: [V_{SUP}]$	Table 100
Test steps	A triangle signal with $f = 20$ Hz and symmetry of 50 % is set on the LIN Bus (see Figure 45).	
Response	The IUT shall generate a dominant or recessive value on RX as defined on Table 100 during the falling slope of the triangle signal.	
Reference	ISO 17987-4:2016, Table 15, Param 62, Param 63 ISO 17987-4:2016, Figure 4	

Table 100 defines the test cases for the falling slope of the triangle signal on the LIN bus.

Table 100 — Test cases: Falling slope of the triangle signal on the LIN bus

EPL-CT-TC	$V_{IUT}: [V_{SUP}]$	Signal range	Expected RX signal	Test
[EPL-CT 52].1	7 V	[36 V to 4,2 V]	recessive	BR_Range_10K test
		[2,8 V to -1,05 V]	dominant	BR_Range_10K test
[EPL-CT 52].2	15 V	[36 V to 9,0 V]	recessive	BR_Range_20K, BR_Range_10K test
		[6,0 V to -2,25 V]	dominant	BR_Range_20K, BR_Range_10K test
[EPL-CT 52].3	36 V	[41,4 V to 21,6 V]	recessive	BR_Range_20K, BR_Range_10K test
		14,4 V to -5,4 V]	dominant	BR_Range_20K, BR_Range_10K test

7.2.3.3 [EPL-CT 53] IUT as receiver: V_{SUP} at V_{BUS_rec} (up)

Figure 47 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.




Figure 47 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

Table 101 defines the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.

Table 101 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

IUT node as	Class A device	[EPL-CT 53].1, [EPL-CT 53].2, [EPL-CT 53].3
Initial state	Operational conditions:	
	$V_{IUT}: [V_{SUP}]$	Table 102
Test steps	A triangle signal with $f = 20$ Hz and symmetry of 50 % is set on the LIN Bus (see Figure 45).	
Response	The IUT shall generate a dominant or recessive value on RX as defined on Table 102 during the rising slope of the triangle signal.	
Reference	ISO 17987-4:2016, Table 15, Param 62, Param 63 ISO 17987-4:2016, Figure 4	

Table 102 defines the test cases for the rising slope of the triangle signal on the LIN bus.

Table 102 — Test cases: Rising slope of the triangle signal on the LIN bus

EPL-CT-TC	$V_{IUT}: [V_{SUP}]$	Signal range	Expected RX signal	Test
[EPL-CT 53].1	7 V	[-1,05 V to 2,8 V]	dominant	BR_Range_10K test
		[4,2 V to 36 V]	recessive	BR_Range_10K test
[EPL-CT 53].2	15 V	[-2,25 V to 6,0 V]	dominant	BR_Range_20K, BR_Range_10K test
		[9,0 V to 36 V]	recessive	BR_Range_20K, BR_Range_10K test
[EPL-CT 53].3	36 V	[-5,4 V to 14,4 V]	dominant	BR_Range_20K, BR_Range_10K test
		[21,6 V to 41,4 V]	recessive	BR_Range_20K, BR_Range_10K test

7.2.3.4 [EPL-CT 54] IUT as receiver: V_{SUP} at V_{BUS}

This test shall verify the symmetry of the receiver thresholds. For this purpose, a voltage ramp on V_{BUS} shows the required threshold values.

Figure 48 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS} ”.




Figure 48 — Test system: IUT as receiver V_{SUP} at V_{BUS}

Table 103 defines the test system “IUT as receiver V_{SUP} at V_{BUS} ”.

Table 103 — Test system: IUT as receiver V_{SUP} at V_{BUS}

IUT node as	Class A device	[EPL-CT 54].1, [EPL-CT 54].2, [EPL-CT 54].3
Initial state	Operational conditions:	
	$V_{IUT}: [V_{SUP}]$	Table 104
Test steps	A triangle signal with $f = 20$ Hz and symmetry of 50 % is set on the LIN Bus (see Figure 45).	
Response	<p>The RX output of the IUT shall switch from dominant to recessive when the LIN bus voltage ramps up and it shall switch from recessive to dominant when the LIN bus voltage ramps down.</p> <p>The RX output transition shall meet the following conditions:</p> <p>$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$ in the range of $(0,475 \text{ to } 0,525) \times V_{SUP}$</p> <p>$V_{HYS} = V_{th_rec} - V_{th_dom}$ shall be less than $0,175 \times V_{SUP}$</p>	
Reference	ISO 17987-4:2016, Table 15, Param 64, Param 65	

Table 104 defines the test cases for “IUT as receiver V_{SUP} at V_{BUS} ”.

Table 104 — Test cases: IUT as receiver V_{SUP} at V_{BUS}

EPL-CT-TC	V_{IUT} : [V_{SUP}]	Signal range	Test
[EPL-CT 54].1	7 V	[-1,05 V to 8,05 V] up [8,05 V to -1,05 V] down	BR_Range_10K test
[EPL-CT 54].2	15 V	[-2,25 V to 17,25 V] up [17,25 V to -2,25 V] down	BR_Range_20K, BR_Range_10K test
[EPL-CT 54].3	36 V	[-5,4 V to 41,4 V] up [41,4 V to -5,4 V] down	BR_Range_20K, BR_Range_10K test

7.2.4 [EPL-CT 55] Variation of $V_{SUP_NON_OP}$

The variation of $V_{SUP_NON_OP}$ shall be checked within this test, whether the IUT influences the bus during under voltage and over voltage conditions.

Figure 49 shows the test configuration of the test system “Variation of $V_{SUP_NON_OP}$ ”.




Figure 49 — Test system: Variation of $V_{SUP_NON_OP}$

Table 105 defines the test system “Variation of $V_{SUP_NON_OP}$ ”.

Table 105 — Test system: Variation of $V_{SUP_NON_OP}$

IUT node as	Class B device as master	[EPL-CT 55].1 (BR_Range_20K)/ [EPL-CT 55].4 (BR_Range_10K)
	Class B device as slave	[EPL-CT 55].2 (BR_Range_20K)/ [EPL-CT 55].5 (BR_Range_10K)
	Class A device	[EPL-CT 55].3 (BR_Range_20K)/ [EPL-CT 55].6 (BR_Range_10K)
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}]	V_{IUT} Signal with a 1 V/s ramp in the range
	V_{IUT} : V_{PS2}	See Table 106
	Bus load	See Table 106

Table 105 (continued)

Test steps	A voltage ramp (up and down) is set on V_{IUT1} . The stimulus stays for $t = 30$ s at $V_{IUT1} = 58$ V. The TX signal shall be left open, if an internal pull-up is provided or applied with a recessive level.
Response	No dominant state on LIN shall occur. The IUT shall not be destroyed during the test. The afterward recessive voltage shall have a maximum deviation of ± 5 % from the before recessive voltage.
Reference	ISO 17987-4:2016, Table 15, Param 56

Table 106 defines the test cases “Variation of $V_{SUP_NON_OP}$ ”.

Table 106 — Test cases: Variation of $V_{SUP_NON_OP}$

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	V_{PS2}	Bus load	Test
[EPL-CT 55].1	[-0,3 V to 16 V], [36 V to 58 V]	36 V	60 k + diode (1N4148)	BR_Range_20K test
[EPL-CT 55].2	[-0,3 V to 16 V], [36 V to 58 V]	36 V	1,1 k + diode (1N4148)	BR_Range_20K test
[EPL-CT 55].3	[-0,3 V to 15 V], [36 V to 58 V]	36 V	1,1 k + diode (1N4148)	BR_Range_20K test
[EPL-CT 55].4	[-0,3 V to 8 V], [36 V to 58 V]	36 V	60 k + diode (1N4148)	BR_Range_10K test
[EPL-CT 55].5	[-0,3 V to 8 V], [36 V to 58 V]	36 V	1,1 k + diode (1N4148)	BR_Range_10K test
[EPL-CT 55].6	[-0,3 V to 7 V], [36 V to 58 V]	36 V	1,1 k + diode (1N4148)	BR_Range_10K test

7.2.5 I_{BUS} under several conditions

7.2.5.1 [EPL-CT 56] I_{BUS_LIM} at dominant state (driver on)

This test checks the drive capability of the output stage. A LIN driver shall pull the LIN bus below a certain voltage according to the LIN standard. The current limitation is measured indirectly.

Figure 50 shows the test configuration of the test system “ I_{BUS_LIM} at dominant state (driver on)”.




Figure 50 — Test system: I_{BUS_LIM} at dominant state (driver on)

Table 107 defines the test system “ I_{BUS_LIM} at dominant state (driver on)”.

Table 107 — Test system: I_{BUS_LIM} at dominant state (driver on)

IUT node as	Class B device as master Class B device as slave Class A device	[EPL-CT 56].1
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}] R_{MEAS}	See Table 108
Test steps	The LIN pin is connected via R_{MEAS} to V_{IUT} . The TX signal is driven with a rectangular signal ($T = 10$ ms) with a duty cycle of 50 %.	
Response	LIN shall show the rectangular Signal. The dominant state bus level shall be lower than $TH_DOM = 0,284 \times V_{IUT} = 10,224$ V for transceiver. The dominant state bus level shall be lower than $TH_DOM = 0,284 \times (V_{IUT} - 1$ V) = 9,94 V for ECU's.	
Reference	ISO 17987-4:2016, Table 15, Param 57	

[Table 108](#) defines the test cases “ I_{BUS_LIM} at dominant state (driver on)”.

Table 108 — Test cases: I_{BUS_LIM} at dominant state (driver on)

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	R_{MEAS}
[EPL-CT 56].1	36 V	480 Ω (0,1 %)

7.2.5.2 [EPL-CT 57] $I_{BUS_PAS_dom}$: IUT in recessive state: $V_{BUS} = 0$ V

This test case is intended to test the input leakage current $I_{BUS_PAS_dom}$ into a node during dominant state of the LIN bus.

[Figure 51](#) shows the test configuration of the test system “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0$ V”.




Figure 51 — Test system: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0$ V

[Table 109](#) defines the test system “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0$ V”.

Table 109 — Test system: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

IUT node as	Class B device as slave Class A device	[EPL-CT 57].1
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}] R_{MEAS}	See Table 110
Test steps	The TX signal is set recessive.	
Response	The maximum value of voltage drop shall be higher than $-1\ 000\text{ mV}$.	
Reference	ISO 17987-4:2016, Table 15, Param 58	

[Table 110](#) defines the test cases “ $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$ ”.

Table 110 — Test cases: $I_{BUS_PAS_dom}$ IUT in recessive state $V_{BUS} = 0\text{ V}$

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	R_{MEAS}
[EPL-CT 57].1	24 V	499 Ω (0,1 %)

7.2.5.3 [EPL-CT 58] $I_{BUS_PAS_rec}$ IUT in recessive state: $V_{SUP} = 7,0\text{ V}$ with variation of $V_{BUS} \in [8,0\text{ V to }36\text{ V}]$

This test checks whether there is a diode implementation within the termination path of the IUT. The reverse current should be limited to $I_{BUS_PAS_rec(max)}$ from the LIN wire into the IUT even if V_{BUS} is higher than the IUTs supply voltage V_{IUT} .

[Figure 52](#) shows the test configuration of the test system “ $I_{BUS_PAS_rec}$ IUT in recessive state”.




Figure 52 — Test system: $I_{BUS_PAS_rec}$ IUT in recessive state

[Table 111](#) defines the test system “ $I_{BUS_PAS_rec}$ IUT in recessive state”.

Table 111 — Test system: $I_{BUS_PAS_rec}$ IUT in recessive state

IUT node as	Class B device as master Class B device as slave Class A device	[EPL-CT 58].1
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}] R_{MEAS}	See Table 112
Test steps	V_{PS2} = Signal with a 2 V/s ramp in the range [8 V to 36 V] up and down. The TX signal is set recessive.	
Response	The maximum value of voltage drop shall be less than or equal to 20 mV.	
Reference	ISO 17987-4:2016, Table 15, Param 59	

[Table 112](#) defines the test case “ $I_{BUS_PAS_rec}$ IUT in recessive state”.

Table 112 — Test cases: $I_{BUS_PAS_rec}$ IUT in recessive state

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}]	R_{MEAS}
[EPL-CT 58].1	7,0 V/8,0 V	1 000 Ω (0,1 %)

7.2.6 Slope control

7.2.6.1 Purpose

The purpose of this test is to check the duty cycle of the driver stage.

7.2.6.2 [EPL-CT 59] Measuring the duty cycle at 10,417 kbit/s — IUT as transmitter

[Figure 53](#) shows the test configuration of the test system “Slope control”.




Figure 53 — Test system: Slope control

[Table 113](#) defines the test system “Slope control”.

Table 113 — Test system: Slope control (BR_Range_10K)

IUT node as	Class B device as master or slave Class A device	[EPL-CT 59].1 to [EPL-CT 59].18
Initial state	Operational conditions:	
	Bus loads	See Table 114
	V_{IUT} : [V_{SUP}/V_{BAT}] V_{PS2}	See Table 114 See Table 114
Test steps	TXD is driven with a rectangular signal ($T = 192 \mu s$) with a duty cycle of 50 %. TXD slope time <500 ns, 100 % voltage swing.	
Response	The measured duty cycle D3 shall be greater or equal than 0,386 for $V_{SUP} = [7,0 V \text{ to } 36 V]$, the measured duty cycle D4 shall be less than or equal to 0,591 for $V_{SUP} = [7,6 V \text{ to } 36 V]$. If V_{SUP} is not accessible, then $V_{BAT} - 0,7 V$ shall be used for calculation of the duty cycle.	
Reference	ISO 17987-4:2016, Table 18, Param 74, Param 75 ISO 17987-4:2016, Figure 5	

[Table 114](#) defines the test cases “Slope control”.

Table 114 — Test cases: Slope control

EPL-CT-TC	V_{IUT} : [V_{SUP}/V_{BAT}] (PS 1)	V_{PS2} (PS 2)	Bus loads (C_{BUS} ; R_{BUS})	Duty cycle	
				D3 min.	D4 max.
[EPL-CT 59].1	7,0 V/8,0 V	6,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,386	—
[EPL-CT 59].2	7,0 V/8,0 V	6,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,386	—
[EPL-CT 59].3	7,0 V/8,0 V	6,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,386	—
[EPL-CT 59].4	7,0 V/8,0 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,386	—
[EPL-CT 59].5	7,0 V/8,0 V	6,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,386	—
[EPL-CT 59].6	7,0 V/8,0 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,386	—
[EPL-CT 59].7	7,6 V/8,6 V	6,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,386	0,591
[EPL-CT 59].8	7,6 V/8,6 V	7,2 V	1 nF (1 %); 1 k Ω (0,1 %)	0,386	0,591
[EPL-CT 59].9	7,6 V/8,6 V	6,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].10	7,6 V/8,6 V	7,2 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].11	7,6 V/8,6 V	6,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].12	7,6 V/8,6 V	7,2 V	10 nF (1 %); 500 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].13	36 V/36,6 V	35,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,386	0,591
[EPL-CT 59].14	36 V/36,6 V	35,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,386	0,591
[EPL-CT 59].15	36 V/36,6 V	35,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].16	36 V/36,6 V	35,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].17	36 V/36,6 V	35,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,386	0,591
[EPL-CT 59].18	36 V/36,6 V	35,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,386	0,591

7.2.6.3 [EPL-CT 60] Measuring the duty cycle at 20,0 kbit/s— IUT as transmitter

[Figure 54](#) shows the test configuration of the test system “Measuring the duty cycle”.




Figure 54 — Test system: Measuring the duty cycle

Table 115 defines the test system “Measuring the duty cycle”.

Table 115 — Test system: Measuring the duty cycle (BR_Range_20K)

IUT node as	Class B device as master or slave Class A device	[EPL-CT 60].1 to [EPL-CT 60].18
Initial state	Operational conditions: Bus loads $V_{IUT}: [V_{SUP}/V_{BAT}]$ V_{PS2}	See Table 116 See Table 116 See Table 116
Test steps	TXD is driven with a rectangular signal ($T = 100 \mu s$) with a duty cycle of 50 %. TXD slope time $< 500 ns$, 100 % voltage swing.	
Response	The measured duty cycle D1 shall be greater or equal than 0,330 for $V_{SUP} = [15,0 V \text{ to } 36 V]$, the measured duty cycle D2 shall be less than or equal to 0,642 for $V_{SUP} = [15,6 V \text{ to } 36 V]$. If V_{SUP} is not accessible, then $V_{BAT} - 0,7 V$ shall be used for calculation of the duty cycle.	
Reference	ISO 17987-4:2016, Table 17, Param 72, Param 73 ISO 17987-4:2016, Figure 5	

Table 116 defines the test cases “Measuring the duty cycle”.

Table 116 — Test cases: Measuring the duty cycle

EPL-CT-TC	$V_{IUT}: [V_{SUP}/V_{BAT}]$ (PS 1)	V_{PS2} (PS 2)	Bus loads ($C_{BUS}; R_{BUS}$)	Duty cycle	
				D1 min.	D2 max.
[EPL-CT 60].1	15,0 V/16,0 V	14,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,330	—
[EPL-CT 60].2	15,0 V/16,0 V	14,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,330	—
[EPL-CT 60].3	15,0 V/16,0 V	14,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,330	—
[EPL-CT 60].4	15,0 V/16,0 V	14,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,330	—

Table 116 (continued)

[EPL-CT 60].5	15,0 V/16,0 V	14,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,330	—
[EPL-CT 60].6	15,0 V/16,0 V	14,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,330	—
[EPL-CT 60].7	15,6 V/16,6 V	14,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,330	0,642
[EPL-CT 60].8	15,6 V/16,6 V	15,2 V	1 nF (1 %); 1 k Ω (0,1 %)	0,330	0,642
[EPL-CT 60].9	15,6 V/16,6 V	14,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].10	15,6 V/16,6 V	15,2 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].11	15,6 V/16,6 V	14,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].12	15,6 V/16,6 V	15,2 V	10 nF (1 %); 500 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].13	36 V/36,6 V	35,0 V	1 nF (1 %); 1 k Ω (0,1 %)	0,330	0,642
[EPL-CT 60].14	36 V/36,6 V	35,6 V	1 nF (1 %); 1 k Ω (0,1 %)	0,330	0,642
[EPL-CT 60].15	36 V/36,6 V	35,0 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].16	36 V/36,6 V	35,6 V	6,8 nF (1 %); 660 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].17	36 V/36,6 V	35,0 V	10 nF (1 %); 500 Ω (0,1 %)	0,330	0,642
[EPL-CT 60].18	36 V/36,6 V	35,6 V	10 nF (1 %); 500 Ω (0,1 %)	0,330	0,642

7.2.7 Propagation delay

7.2.7.1 Overview

The following test checks the receiver's internal delay and its symmetry. The method for measuring the values is shown in ISO 17987-4:2016, Figure 5.

7.2.7.2 [EPL-CT 61] Propagation delay of the receiver

Figure 55 shows the test configuration of the test system "Propagation delay".




Figure 55 — Test system: Propagation delay

Table 117 defines the test system "Propagation delay".

Table 117 — Test system: Propagation delay

IUT node as	Class A device	[EPL-CT 61].1, [EPL-CT 61].2, [EPL-CT 61].3
Initial state	Operational conditions:	
	RXD	C = 20 pF (5 %)
	V _{IUT} : [V _{SUP}] V _{CC}	R _{LOAD} = 2,4 kΩ (0,1 %): pull-up resistor for “open drain” transceiver only; see Table 118 Depends on device under test (5 V or 3,3 V)
Test steps	LIN bus is driven with a 5 kHz rectangular signal with a duty cycle of 50 %, V _{BUS} starts at V _{SUP} and ramps down to 0 V within 40 ns and vice versa.	
Response	The measured time t _{rx_pdr} shall be less than 6 μs. t _{rx_sym} = t _{rx_pdf} - t _{rx_pdr} shall be in the range -2 to +2 μs.	
Reference	ISO 17987-4:2016, Table 19, Param 76, Param 77 ISO 17987-4:2016, Figure 5	

[Table 118](#) defines the test cases “Propagation delay”.

Table 118 — Test cases: Propagation delay

EPL-CT-TC	V _{IUT} : [V _{SUP}]	Test
[EPL-CT 61].1	7,0 V	BR_Range_10K test
[EPL-CT 61].2	15 V	BR_Range_20K, BR_Range_10K test
[EPL-CT 61].3	36 V	BR_Range_20K, BR_Range_10K test

7.2.8 Supply voltage offset

7.2.8.1 Purpose

The purpose of this test is to check the robustness in case of V_{BAT} and ground shift.

7.2.8.2 GND/V_{BAT} shift test — Dynamic

[Figure 56](#) shows the test configuration of the test system “GND — V_{BAT} shift test — Dynamic”.




Figure 56 — Test system: GND — V_{BAT} shift test — Dynamic

Concept: The two operating voltages (V_{CC} and V_{SUP}) are ground-free and completely decoupled from each other and with that, a superposition with each of these voltages with low frequency and high frequency can be realized independently.

The operating voltages V_{CC} depends on the specific part (3,3 V or 5 V). However, they may be varied indirectly through suitable triggering. The two voltages need independent, ground-free direct current supplies, in order to exclude interconnections.

7.2.8.3 [EPL-CT 62] GND shift test — Dynamic — IUT as a class A device

[Table 119](#) defines the test system “IUT as BR_Range_20K 24 V class A device”.

Table 119 — Test system: Dynamic — IUT for a BR_Range_20K 24 V LIN Class A device

IUT node as	Class A device	[EPL-CT 62].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	0,1 × V _{BATTERY}
	V _{D1}	1 V
	V _{GND1}	0,03 × V _{BATTERY}
	V _{BS2}	0,03 × V _{BATTERY}
	V _{D2}	0,4 V
	V _{GND2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310, 0,662 (D1 – 2 μs to D2 + 2 μs).	
Reference	<p>ISO 17987-4:2016, Table 15, Param 68</p> <p>ISO 17987-4:2016, Table 17, Param 72, 73</p>	

7.2.8.4 [EPL-CT 63] GND shift test — Dynamic — IUT as a class A device

Table 120 defines the test system “IUT as BR_Range_10K 24 V class A device”.

Table 120 — Test system: Dynamic — IUT for as a BR_Range_10K class A device

IUT node as	Class A device	[EPL-CT 63].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,1 × V _{BATTERY}
	V _{D1}	1 V
	V _{GND1}	0,03 × V _{BATTERY}
	V _{BS2}	0,03 × V _{BATTERY}
	V _{D2}	0,4 V
	V _{GND2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,366 to 0,611 (D3 – 2 μs to D4 + 2 μs).	
Reference	<p>ISO 17987-4:2016, Table 15, Param 68</p> <p>ISO 17987-4:2016, Table 18, Param 74, 75</p>	

7.2.8.5 [EPL-CT 64] GND shift test — Dynamic — IUT as a class A device

Table 121 defines the test system “Dynamic — IUT as BR_Range_20K 24 V class A device”.

Table 121 — Test system: Dynamic — IUT as a BR_Range_20K class A device

IUT node as	Class A device	[EPL-CT 64].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	$0,03 \times V_{BATTERY}$
	V _{D1}	0,4 V
	V _{GND1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{BS2}	$0,1 \times V_{BATTERY}$
	V _{D2}	1 V
	V _{GND2}	$0,03 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 - 2 μ s to D2 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 15, Param 68	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.6 [EPL-CT 65] GND shift test — Dynamic — IUT as a class A device

Table 122 defines the test system “Dynamic — IUT as BR_Range_10K 24 V class A device”.

Table 122 — Test system: Dynamic — IUT as a BR_Range_10K class A device

IUT node as	Class A device	[EPL-CT 65].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{D1}	0,4 V
	V _{GND1}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	V _{BS2}	0,1 × V _{BATTERY}
	V _{D2}	1 V
	V _{GND2}	0,03 × V _{BATTERY}
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 - 2 μs to D4 + 2 μs).	
Reference	ISO 17987-4:2016, Table 15, Param 68	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.7 [EPL-CT 66] V_{BAT} shift test — Dynamic — IUT as a class A device

Table 123 defines the test system “Dynamic — IUT as a BR_Range_20K 24 V LIN Class A device”.

Table 123 — Test system: Dynamic — IUT as a BR_Range_20K 24 V LIN Class A device

IUT node as	Class A device	[EPL-CT 66].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	V _{D1}	1 V
	V _{GND1}	0,03 × V _{BATTERY}
	V _{BS2}	0,03 × V _{BATTERY}
	V _{D2}	0,4 V
	V _{GND2}	0,1 × V _{BATTERY}
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 - 2 μs to D2 + 2 μs).	
Reference	ISO 17987-4:2016, Table 15, Param 67	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.8 [EPL-CT 67] V_{BAT} shift test — Dynamic — IUT as a class A device

Table 124 defines the test system “Dynamic — IUT as a BR_Range_10K 24 V class A device”.

Table 124 — Test system: Dynamic — IUT as a BR_Range_10K class A device

IUT node as	Class A device	[EPL-CT 67].1
Initial state	Operational conditions:	
	$V_{BATTERY}$	9,2 V
	V_{BS1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V_{D1}	1 V
	V_{GND1}	$0,03 \times V_{BATTERY}$
	V_{BS2}	$0,03 \times V_{BATTERY}$
	V_{D2}	0,4 V
	V_{GND2}	$0,1 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled	
Test steps	A signal at 5,208 kHz is set on TXD1. The test shall be done with R1 = 1 k Ω (0,1 %) and C1 = 1 nF (1 %). The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 - 2 μ s to D4 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 15, Param 67	
	ISO 17987-4:2016, Table 18, Param 74, 75	

7.2.8.9 [EPL-CT 68] V_{BAT} shift test — Dynamic — IUT as a class A device

Table 125 defines the test system “Dynamic — IUT as a BR_Range_20K 24 V class A device”.

Table 125 — Test system: Dynamic — IUT as BR_Range_20K class A device

IUT node as	Class A device	[EPL-CT 68].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{D1}	0,4 V
	V _{GND1}	0,1 × V _{BATTERY}
	V _{BS2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	V _{D2}	1 V
	V _{GND2}	0,03 × V _{BATTERY}
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 – 2 μs to D2 + 2 μs).	
Reference	<p>ISO 17987-4:2016, Table 15, Param 67</p> <p>ISO 17987-4:2016, Table 17, Param 72, 73</p>	

7.2.8.10 [EPL-CT 69] V_{BAT} shift test — Dynamic — IUT as a class A device

Table 126 defines the test system “Dynamic — IUT as a BR_Range_10K 24 V class A device.

Table 126 — Test system: Dynamic — IUT as BR_Range_10K class A device

IUT node as	Class A device	[EPL-CT 69].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{D1}	0,4 V
	V _{GND1}	0,1 × V _{BATTERY}
	V _{BS2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	V _{D2}	1 V
	V _{GND2}	0,03 × V _{BATTERY}
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 – 2 μs to D4 + 2 μs).	
Reference	<p>ISO 17987-4:2016, Table 15, Param 67</p> <p>ISO 17987-4:2016, Table 18, Param 74, 75</p>	

7.2.8.11 [EPL-CT 70] GND shift test — Dynamic — IUT as a class B ECU

Table 127 defines the test system “IUT as a BR_Range_20K 24 V class B device ECU”.

Table 127 — Test system: Dynamic — IUT for a BR_Range_20K 24 V LIN ECU

IUT node as	Class B device as master or slave	[EPL-CT 70].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	0,1 × V _{BATTERY}
	V _{GND1}	0,03 × V _{BATTERY}
	V _{BS2}	0,03 × V _{BATTERY}
	V _{D1}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled
Test steps	A signal at 10 kHz is set on TXD1. The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %). The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 – 2 μs to D2 + 2 μs).	
Reference	ISO 17987-4:2016, Table 15, Param 68 ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.12 [EPL-CT 71] GND shift test — Dynamic — IUT as a class B ECU

Table 128 defines the test system “IUT as BR_Range_10K 24 V class B device ECU”.

Table 128 — Test system: Dynamic — IUT for as a BR_Range_10K class B ECU

IUT node as	Class B device as master or slave	[EPL-CT 71].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,1 × V _{BATTERY}
	V _{GND1}	0,03 × V _{BATTERY}
	V _{BS2}	0,03 × V _{BATTERY}
	V _{D1}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	<p>The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 - 2 μs to D4 + 2 μs).</p>	
Reference	<p>ISO 17987-4:2016, Table 15, Param 68</p> <p>ISO 17987-4:2016, Table 18, Param 74, 75</p>	

7.2.8.13 [EPL-CT 72] GND shift test — Dynamic — IUT as a class B ECU

[Table 129](#) defines the test system “Dynamic — IUT as BR_Range_20K 24 V class B device ECU”.

Table 129 — Test system: Dynamic — IUT as a BR_Range_20K ECU

IUT node as	Class B device as master or slave	[EPL-CT 72].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{D1}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND1}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY} 5 Hz sinus signal with offset
	V _{BS2}	0,1 × V _{BATTERY}
	V _{GND2}	0,03 × V _{BATTERY}
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 - 2 μs to D2 + 2 μs).	
Reference	ISO 17987-4:2016, Table 15, Param 68	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.14 [EPL-CT 73] GND shift test — Dynamic — IUT as a class B ECU

Table 130 defines the test system “Dynamic — IUT as BR_Range_10K 24 V class B device ECU”.

Table 130 — Test system: Dynamic — IUT as a BR_Range_10K ECU

IUT node as	Class B device as master or slave	[EPL-CT 73].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{D1}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{BS2}	0,1 × V _{BATTERY}
	V _{GND2}	0,03 × V _{BATTERY}
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	<p>The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 - 2 μs to D4 + 2 μs).</p>	
Reference	ISO 17987-4:2016, Table 15, Param 68	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.15 [EPL-CT 74] V_{BAT} shift test — Dynamic — IUT as a class B ECU

Table 131 defines the test system “Dynamic — IUT as a BR_Range_20K 24 V class B LIN ECU”.

Table 131 — Test system: Dynamic — IUT as a BR_Range_20K 24 V LIN ECU

IUT node as	Class B device as master or slave	[EPL-CT 74].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{D1}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND1}	$0,03 \times V_{BATTERY}$
	V _{BS2}	$0,03 \times V_{BATTERY}$
	V _{GND2}	$0,1 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 kΩ (0,1 %): Only for open drain transceiver assembled	
Test steps	<p>A signal at 10 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 - 2 μs to D2 + 2 μs).	
Reference	ISO 17987-4:2016, Table 15, Param 67	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.16 [EPL-CT 75] V_{BAT} shift test — Dynamic — IUT as a class B ECU

[Table 132](#) defines the test system “Dynamic — IUT as a BR_Range_10K 24 V class B LIN ECU”.

Table 132 — Test system: Dynamic — IUT as a BR_Range_10K ECU

IUT node as	Class B device as master or slave	[EPL-CT 75].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$ 5 Hz sinus signal with offset
	V _{D1}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND1}	$0,03 \times V_{BATTERY}$
	V _{BS2}	$0,03 \times V_{BATTERY}$
	V _{GND2}	$0,1 \times V_{BATTERY}$
	C2	20 pF (including input capacitance of oscilloscope)
	R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 - 2 μ s to D4 + 2 μ s).	
Reference	<p>ISO 17987-4:2016, Table 15, Param 67</p> <p>ISO 17987-4:2016, Table 18, Param 74, 75</p>	

7.2.8.17 [EPL-CT 76] V_{BAT} shift test — Dynamic — IUT as a class B ECU

Table 133 defines the test system “Dynamic — IUT as a BR_Range_20K 24 V class B LIN ECU”.

Table 133 — Test system: Dynamic — IUT as BR_Range_20K ECU

IUT node as	Class B device as master or slave	[EPL-CT 76].1
Initial state	Operational conditions:	
	V _{BATTERY}	18,4 V
	V _{BS1}	$0,03 \times V_{BATTERY}$
	V _{D1}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND1}	$0,1 \times V_{BATTERY}$
	V _{BS2}	$[0,5 \times \sin(2 \times \pi \times 5 \times t) + 0,5] \times 0,1 \times V_{BATTERY}$
	V _{GND2}	5 Hz sinus signal with offset
	C2	20 pF (including input capacitance of oscilloscope)
R2	2,4 k Ω (0,1 %): Only for open drain transceiver assembled	
Test steps	A signal at 10 kHz is set on TXD1.	
	The test shall be done with R1 = 1 k Ω (0,1 %) and C1 = 1 nF (1 %).	
	The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).	
Response	The duty cycle measured at RXD2 shall be in the range of 0,310 to 0,662 (D1 - 2 μ s to D2 + 2 μ s).	
Reference	ISO 17987-4:2016, Table 15, Param 67	
	ISO 17987-4:2016, Table 17, Param 72, 73	

7.2.8.18 [EPL-CT 77] V_{BAT} shift test — Dynamic — IUT as a class B ECU

[Table 134](#) defines the test system “Dynamic — IUT as a BR_Range_10K 24 V class B LIN ECU”.

Table 134 — Test system: Dynamic — IUT as BR_Range_10K ECU

IUT node as	Class B device as master or slave	[EPL-CT 77].1
Initial state	Operational conditions:	
	V _{BATTERY}	9,2 V
	V _{BS1}	0,03 × V _{BATTERY}
	V _{D1}	0,4 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{D2}	1 V (use 0 V if D _{Rev_Batt} is implemented)
	V _{GND1}	0,1 × V _{BATTERY}
	V _{BS2}	[0,5 × sin(2 × π × 5 × t) + 0,5] × 0,1 × V _{BATTERY}
	V _{GND2}	5 Hz sinus signal with offset;
	C2	0,03 × V _{BATTERY}
R2	20 pF (including input capacitance of oscilloscope)	
		2,4 kΩ (0,1 %): Only for open drain transceiver assembled
Test steps	<p>A signal at 5,208 kHz is set on TXD1.</p> <p>The test shall be done with R1 = 1 kΩ (0,1 %) and C1 = 1 nF (1 %).</p> <p>The test shall be repeated with R1 = 500 Ω (0,1 %) and C1 = 10 nF (1 %).</p>	
Response	<p>The duty cycle measured at RXD2 shall be in the range of 0,375 to 0,601 (D3 - 2 μs to D4 + 2 μs).</p>	
Reference	<p>ISO 17987-4:2016, Table 15, Param 67</p> <p>ISO 17987-4:2016, Table 18, Param 74, 75</p>	

7.2.9 Failure

7.2.9.1 Purpose

The purpose of the test is to check whether some parasitic reverse currents are flowing into the IUT.

7.2.9.2 [EPL-CT 78] Loss of battery

[Figure 57](#) shows the test configuration of the test system “Loss of battery”.




Figure 57 — Test system: Loss of battery

Table 135 defines the test system “Loss of battery.”

Table 135 — Test system: Loss of battery

IUT node as	Class B device as master or slave Class A device	[EPL-CT 78].1
Initial state	Operational conditions:	
	$V_{IUT} = GND$	$V_{IUT}: [V_{SUP}/V_{BAT}]$
	Failure $0 < V_{BUS} < 36 V$	Loss of Battery
	R_{MEAS}	10 kΩ (0,1 %)
Test steps	The power supply is disconnected from the IUT V_{IUT} PIN. $V_{BUS} =$ Signal with a 2 V/s ramp in the range (0 V to 36 V) up and down.	
Response	During all test, no parasitic current paths shall be formed between the bus line and the IUT. I_{BUS} shall be less than 100 μA, means 1 V voltage drop over $R = 10 kΩ$. After reconnecting battery line, the IUT shall restart after failure recovery.	
Reference	ISO 17987-4:2016, Table 15, Param 61	

7.2.9.3 [EPL-CT 79] Loss of GND

Figure 58 shows the test configuration of the test system “Loss of GND”.




Figure 58 — Test system: Loss of GND

Table 136 defines the test system “Loss of GND”.

Table 136 — Test system: Loss of GND

IUT node as	Class B device as slave Class A device	[EPL-CT 79].1
Initial state	Operational conditions: $V_{IUT}: [V_{SUP}/V_{BAT}]$ $GND_{SUP}/GND_{BAT} = V_{IUT}$ Failure R_{MEAS}	$V_{IUT} = V_{PS1} = 24\text{ V}$ Local GND shorted to V_{IUT} Loss of ground 1 k Ω (0,1 %)
Test steps	The ground is disconnected from the IUT. $V_{BUS} = \text{Signal with a } 2\text{ V/s ramp in the range } (0\text{ V to } 36\text{ V})\text{ up and down.}$	
Response	During all test, no parasitic current paths shall be formed between the bus line and the IUT. I_{BUS} shall be included in $\pm 2\text{ mA}$, means 2 V voltage drop over $R = 1\text{ k}\Omega$. After reconnecting ground line, the IUT shall restart after failure recovery.	
Reference	ISO 17987-4:2016, Table 15, Param 60	

7.2.10 [EPL-CT 80] Verifying internal capacitance and dynamic interference — IUT as slave

The purpose of this test is to check the internal capacitance of the IUT under normal and fault conditions.

The IUT shall not interfere dynamically with bus signals when it is in passive (non-transmitting) or unpowered state.

In case of a switchable internal pull-up resistor, the internal pull-up resistor shall be active.

Figure 59 shows the test configuration of the test system “Verifying internal capacitance and dynamic interference — IUT as slave”.




Figure 59 — Test system: Verifying internal capacitance and dynamic interference — IUT as slave

Table 137 defines the test system “Switch settings depending on IUT configuration”.

Table 137 — Test system: Switch settings depending on IUT configuration

Switch	Setting
S3	Normally closed. In case where IUT has switchable and deactivated internal pull-up (e.g. in power loss conditions), open S3.
S4	Normally closed. In case where IUT is a 3-pin node or ECU, where reverse polarity protection is included in IUT, open S4.
S5A/S5B	In case where IUT is connected by a wire harness: During reference measurement, close both S5A and S5B and disconnect IUT from harness. So the harness capacitance is accounted for in the reference.

Table 138 defines the test system “Verifying internal capacitance and dynamic interference — IUT as slave”.

Table 138 — Test system: Verifying internal capacitance and dynamic interference — IUT as slave

IUT node as	Class B device as slave Class A device	[EPL-CT 80].1, [EPL-CT 80].2, [EPL-CT 80].3
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}/V_{BAT}]	24 V
	R_{COMMON}	1 k Ω (0,1 %)
	C_{COMMON}	750 pF (1,5 nF + 1,5 nF in series) (1 %)
	R_{REF}	30 k Ω (0,1 %)
	C_{REF}	250 pF (100 pF 150 pF parallel) (1 %)
Test steps	The LIN Bus is driven with a 10 kHz rectangular signal with a duty cycle of 50 %. Rise time ≤ 40 ns. Slope time measurements are done at 10 %, 90 % of slope voltage. S5B closed: Measuring rise time T_{REF} on a known capacitance of 250 pF + 750 pF. S5A closed: Measuring rise time T_{int} with the IUT internal capacitance + 750 pF.	
Response	C_{SLAVE} shall be less than or equal to 250 pF: $T_{int} \leq T_{REF}$. The IUT shall not interfere with the dynamic stimulus.	
Reference	ISO 17987-4:2016, Table 20, Param 37 and ISO 17987-4:2016, 5.3.9.2.	

Table 139 defines the test cases “Verifying internal capacitance and dynamic interference — IUT as slave”.

Table 139 — Test cases: Verifying internal capacitance and dynamic interference — IUT as slave

EPL-CT-TC	Condition	S1	S2
[EPL-CT 80].1	Normal power supply IUT shall be in normal mode.	V_{PS}	GND
[EPL-CT 80].2	IUT loss of GND (IUT GND shorted to power supply).	V_{PS}	V_{PS}
[EPL-CT 80].3	IUT loss of V_{PS} (IUT V_{IUT} : [V_{SUP}/V_{BAT}] shorted to GND).	GND	GND

7.3 Operation mode termination

7.3.1 General

An external resistor R_{meas} is switched to the LIN pin. To get the value of the internal resistor, current and voltage shall be measured. These values are gathered for two different settings, and the internal resistance is calculated using [Formulae \(1\), \(2\), \(3\) and \(4\)](#).

[Figure 60](#) shows the test configuration of the test system “Operation mode”.




Figure 60 — Test system: Operation mode

7.3.2 [EPL-CT 81] Measuring internal resistor — IUT as slave

Table 140 defines the test system “Measuring internal resistor — IUT as slave”.

Table 140 — Test system: Measuring internal resistor — IUT as slave

IUT node as	Class A device Class B device as slave	
Initial state	Parameters:	
	R _{meas1}	10 kΩ (0,1 %)
	R _{meas2}	20 kΩ (0,1 %)
	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}]	24 V
Test steps	The IUT shall be in operational/active mode. There is no communication on the LIN bus. If the IUT incorporates a bus dominant state timeout detection, which disables the IUT’s pull-up resistor, the measurement shall take place before a timeout is detected.	
Response	R _{int} value shall be included in the range [20 kΩ; 60 kΩ]; see Formula (4).	
Reference	ISO 17987-4:2016, Table 11 , Param 26	

7.3.3 [EPL-CT 82] Measuring internal resistor — IUT as master

Table 141 defines the test system “Measuring internal resistor — IUT as master”.

Table 141 — Test system: Measuring internal resistor — IUT as master

IUT node as	Class B device as master	
Initial state	Parameters:	
	R _{meas1}	1 kΩ (0,1 %)
	R _{meas2}	2 kΩ (0,1 %)
	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}]	24 V
Test steps	The IUT shall be in operational/active mode. There is no communication on the LIN bus. If the IUT incorporates a bus dominant state timeout detection, which disables the IUT's pull-up resistor, the measurement shall take place before a timeout is detected.	
Response	R _{int} value shall be included in the range [900 Ω; 1 100 kΩ]; see Formula (4) . R _{meas1} = 1 kΩ (0,1 %); R _{meas2} = 2 kΩ (0,1 %).	
Reference	ISO 17987-4, Table 11, Param 25	

7.4 Static test cases

Static test cases aim to check the availability and the boundaries in the datasheet of the IUT. For all integrated circuits, every related parameter in [Table 142](#) shall be part of the datasheet and fulfil the specified boundaries in terms of physical worst-case condition. Datasheet parameter names may deviate from the names in [Table 142](#), but in this case, a cross-reference list (datasheet versus [Table 142](#)) shall be provided for this test. Parameter conditions may deviate from the conditions in [Table 142](#), if the datasheet conditions are according to the physical worst case context in [Table 142](#) at least.

If one parameter does not pass this test, the result of the whole conformance test is “Failed”. See ISO 17987-4:—, 5.3.6, 5.3.5.1 and 5.3.5.2.

[Table 142](#) defines the test system “LIN static test parameters for datasheets of integrated circuits”.

Table 142 — Test system: LIN static test parameters for datasheets of integrated circuits

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
1.	Param 52	V _{BAT_BR_Range_20K^a}	16,0	36,0	V	ECU operating voltage range	All devices with integrated reverse polarity diode	Min.	Max.
2.	Param 53	V _{SUP_BR_Range_20K^b}	15,0	36,0	V	Supply voltage range	All devices without integrated reverse polarity diode	Min.	Max.
3.	Param 54	V _{BAT_BR_Range_10K^a}	8,0	36,0	V	ECU operating voltage range	All devices with integrated reverse polarity diode	Min.	Max.
4.	Param 55	V _{SUP_BR_Range_10K^b}	7,0	36,0	V	Supply voltage range	All devices without integrated reverse polarity diode	Min.	Max.

Table 142 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
5.	Param 56	V _{SUP_NON_OP}	-0,3	58,0	V	Voltage range within which the device is not destroyed. An optional time limit for the maximum value shall be at least 350 ms. No guarantee of correct operation.	All devices	Min.	Max.
6.	Param 57	I _{BUS_LIM} ^c	75	300	mA	Current Limitation for Driver dominant state driver on V _{BUS} = V _{BAT_max} ^d	All devices with integrated LIN transmitter	Min.	Max.
5.	Param 58	I _{BUS_PAS_dom}	-1	—	mA	Input leakage current at the receiver incl. slave pull-up resistor as specified in Param 71 driver off V _{BUS} = 0 V V _{BAT} = 24 V	all devices with integrated slave pull-up resistor	—	Min.
6.	Param 59	I _{BUS_PAS_rec}	—	20	µA	Driver off 8 V < V _{BAT} < 36 V 8 V < V _{BUS} < 36 V V _{BUS} > V _{BAT}	All devices	Max.	—
7.	Param 60	I _{BUS_NO_GND}	-2	2	mA	Control unit disconnected from ground GND _{Device} = V _{SUP} 0 V < V _{BUS} < 36 V V _{BAT} = 24 V Loss of local ground shall not affect communication in the residual network.	All devices	Max.	Min.
8.	Param 61	I _{BUS_NO_BAT}	—	100	µA	V _{BAT} disconnected V _{SUP} = GND 0 V < V _{BUS} < 36 V Node shall sustain the current that can flow under this condition. Bus shall remain operational under this condition.	All devices	Max.	—
9.	Param 62	V _{BUS_dom}	—	0,4	V _{SUP}	Receiver dominant state	All devices with integrated LIN receiver	—	Max.
10.	Param 63	V _{BUS_rec}	0,6	—	V _{SUP}	Receiver recessive state	All devices with integrated LIN receiver	Min.	—
11.	Param 64	V _{BUS_CNT}	0,475	0,525	V _{SUP}	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2^e$	All devices with integrated LIN receiver	Max.	Min.

Table 142 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
12.	Param 65	V _{HYS}	—	0,175	V _{SUP}	V _{HYS} = V _{th_rec} - V _{th_dom}	All devices with integrated LIN receiver	Max.	—
13.	Param 72	D1 (Duty Cycle 1)	0,330	—	—	$T_{H_{Rec(max)}} = 0,710 \times V_{SUP}$; $T_{H_{Dom(max)}} = 0,554 \times V_{SUP}$; V _{SUP} = 15,0 V to 36 V; t _{BIT} = 50 µs; $D1 = t_{Bus_rec(min)} / (2 \times t_{BIT})$	All devices with integrated LIN transmitter D1 valid for 20 kbit/s	—	Min.
14.	Param 73	D2 (Duty Cycle 2)	—	0,642	—	$T_{H_{Rec(min)}} = 0,446 \times V_{SUP}$; $T_{H_{Dom(min)}} = 0,302 \times V_{SUP}$; V _{SUP} = 15,6 V to 36 V; t _{BIT} = 50 µs; $D2 = t_{Bus_rec(max)} / (2 \times t_{BIT})$	All devices with integrated LIN transmitter D2 valid for 20 kbit/s	Max.	—
15.	Param 74	D3 (Duty Cycle 3)	0,386	—	—	$T_{H_{Rec(max)}} = 0,744 \times V_{SUP}$; $T_{H_{Dom(max)}} = 0,581 \times V_{SUP}$; V _{SUP} = 7,0 V to 36 V; t _{BIT} = 96 µs; $D3 = t_{Bus_rec(min)} / (2 \times t_{BIT})$	All devices with integrated LIN transmitter D3 valid for 10,417 kbit/s	—	Min.
16.	Param 75	D4 (Duty Cycle 4)	—	0,591	—	$T_{H_{Rec(min)}} = 0,422 \times V_{SUP}$; $T_{H_{Dom(min)}} = 0,284 \times V_{SUP}$; V _{SUP} = 7,6 V to 36 V; t _{BIT} = 96 µs; $D4 = t_{Bus_rec(max)} / (2 \times t_{BIT})$	All devices with integrated LIN transmitter D4 valid for 10,417 kbit/s	Max.	—
17.	Param 76	t _{rx_pd}	—	6	µs	Propagation delay of receiver	All devices with integrated LIN receiver	Max.	—
18.	Param 77	t _{rx_sym}	-2	2	µs	Symmetry of receiver propagation delay rising edge with respect to falling edge	All devices with integrated LIN receiver	Max.	Min.
19.	Param 71	R _{SLAVE}	20	60	kΩ	—	All devices with integrated slave pull-up resistor	Max.	Min.
20.	Param 70	R _{MASTER}	900	1 100	Ω	The serial diode is mandatory. Only valid for transceiver with integrated master pull-up resistor	All devices with integrated master pull-up resistor	Max.	Min.

Table 142 (continued)

No	Reference	Parameter	Min.	Max.	Unit	Comment/ condition	Valid for	Conformance test is passed if value is	
								≤	≥
21.	Param 37	C _{SLAVE}	—	250	pF	Capacitance of slave node	All LIN slave devices	Max.	—
22.	6.3.7.1	LIN device states changes	—	—	—	All LIN device state changes on conditional events (e.g. temperature shut-down) shall be specified in the LIN device datasheet.	All devices	—	—
23.	—	LIN transceiver input capacitance	—	—	—	A maximum LIN transceiver input capacitance shall be specified in the LIN device data-sheet. Please consider the datasheet limits (e.g. voltage, temperature). The value should be as low as possible.	All devices	—	—

^a V_{BAT} denotes the supply voltage at the connector of the control unit and may be different from the internal supply V_{SUP} for electronic components (see ISO 17987-4:2016, 5.3.2).

^b V_{SUP} denotes the supply voltage at the transceiver inside the control unit and may be different from the external supply V_{BAT} for control units (see ISO 17987-4:2016, 5.3.2).

^c I_{BUS}: Current flowing into the node.

^d A transceiver shall be capable to sink at least 40 mA. The maximum current flowing into the node shall not exceed 200 mA under DC conditions to avoid possible damage.

^e V_{th_dom}: Receiver threshold of the recessive to dominant LIN bus edge. V_{th_rec}: receiver threshold of the dominant to recessive LIN bus edge.

8 EPL 24 V LIN devices without RX and TX access

This clause addresses class C devices.

8.1 Test specification overview

This test specification is intended for LIN conformance tests of the electrical physical layer of ECUs (see ISO 17987-4) with inaccessible TX and RX pin. This may be the case for integrated devices.

Lacking access to the TX pin, the IUT is stimulated to transmit LIN frames to the bus to test the transmit functions of the device. The LIN frames transmitted by the IUT can then be evaluated by the test system.

Lacking access to the RX pin, the reception of the IUT is tested by establishing a communication between the test system and the IUT.

8.2 Communication scheme

8.2.1 Overview

Depending on the IUT type (class C as master/slave), several different communication schemes are used for conformance testing; see [8.2.2](#) to [8.2.4](#).

8.2.2 IUT as slave

The following (mandatory) test frames named in concordance with ISO 17987-3 are used for slave tests.

Table 143 defines the test frames used for slave tests.

Table 143 — Test frames used for slave tests

Test Frame	Requirements for the test frame
TST_FRM_RDBI_0	ReadByIdentifier (Identifier = 0). All other parameters shall be filled with default values according to the IUT specification and according to the test case specification.
TST_HDR_SR_3D	Slave response header, Identifier = 3D ₁₆ .

The test system as master, cyclically transmits a TST_FRM_RDBI_0 followed by TST_HDR_SR_3D with a maximum supported bit rate unless defined otherwise by the test case.

One TST_FRM_RDBI_0 followed by a TST_HDR_SR_3D is referred to as one communication cycle. A communication cycle is considered successful if the IUT as slave responds correctly to TST_HDR_SR_3D (with positive or negative response, depending on TST_FRM_RDBI_0).

8.2.3 IUT as master

If possible, a test application is installed on the IUT as master. The test application shall support the following test scheme:

- Bit rate: Maximum bit rate supported by master application, unless specified otherwise by test case;
- Checksum model: Enhanced checksum.

The communication between the test system and the IUT shall be implemented as follows:

- 1) Counter = 0;
- 2) IUT as master: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) Test system as slave: If frame is received without errors, store received counter and set transmit flag;
- 4) IUT as master: Transmit frame header (ID 02₁₆);
- 5) Test system as slave: If transmit flag is set, respond with one data byte (stored counter [00]) and check sum, and clear transmit flag;
- 6) IUT as master: If test system has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Goto step 2);

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6), verified by test system in consecutive communication cycle.

There shall be a possibility to deactivate transmission of LIN headers by the IUT (e.g. by setting an input pin), so that the LIN bus remains recessive.

If bit rates of both higher than 10,417 kbit/s and lower than or equal to 10,417 kbit/s are supported by the application, there shall be a possibility to select between maximum bit rate and 10,417 kbit/s or lower (e.g. by setting an input pin).

If no test software may be installed on the IUT as master (e.g. integrated device), a device-specific communication scheme is used which allows verification if the IUT as master correctly receives responses from the test system.

8.2.4 IUT Class C device

8.2.4.1 General

For class C devices (e.g. microcontrollers with integrated transceiver or SBCs with integrated UART and transceiver), a test application is required.

The type of test application depends on the type of integrated device.

8.2.4.2 IUT Class C device as slave

This device type only supports slave applications.

For conformance testing, the IUT class C device as slave is supplied with a test application which shall support the following test scheme:

- Application can adapt to all bit rates supported by the device;
- Checksum model: Enhanced checksum.

The communication between the test system and the IUT shall be implemented as follows:

- 1) Counter = 0;
- 2) Test System as master: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) IUT as slave: If frame is received without errors, store received counter and set transmit flag;
- 4) Test System as master: Transmit frame header (ID 02₁₆);
- 5) IUT as slave: If transmit flag is set, respond with one data byte (stored counter [00]) and checksum, and clear transmit flag;
- 6) Test System as master: If IUT as slave has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Goto step 2);

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6).

8.2.4.3 IUT class C device as master

This device type only supports master applications.

If the IUT does not have an integrated master pull-up resistor, it shall be equipped with an external pull-up circuitry as specified in the IUT's datasheet. If the IUT's datasheet does not specify a pull-up circuitry, the circuitry as described in [Figure 61](#) is used.

[Figure 61](#) shows the default master pull-up circuitry.




Figure 61 — Default master pull-up circuitry

For conformance testing, the IUT class C device as master is supplied with a test application which shall support the following test scheme:

- Bit rate: maximum supported bit rate, unless specified otherwise by test case;
- Checksum model: Enhanced checksum.

The communication between the test system and the IUT shall be implemented as follows:

- 1) Counter = 0;
- 2) IUT as master: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) Test System as slave: If frame is received without errors, store received counter and set transmit flag;
- 4) IUT as master: Transmit frame header (ID 02₁₆);
- 5) Test System as slave: If transmit flag is set, respond with one data byte (stored counter [00]) and check sum, and clear transmit flag;
- 6) IUT as master: If test system as slave has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Goto step 2);

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6), verified by the test system in consecutive communication cycle.

There shall be a possibility to deactivate transmission of LIN headers by the IUT (e.g. by setting a port pin) so that the LIN bus remains recessive.

If bit rates of both higher than 10,417 kbit/s and lower than or equal to 10,417 kbit/s are supported by the device, there shall be a possibility to select between maximum bit rate and 10,417 kbit/s or lower (e.g. by setting a port pin).

8.2.4.4 IUT class C device as master or slave for devices supporting both master and slave applications (two IUTs are needed)

One IUT is provided with a slave application as described in 8.2.4.2, one IUT is provided with a master application and, if required, external master pull-up circuitry as described in 8.2.4.3. During GND shift and V_{BAT} shift tests, communication is established between these two IUTs.

The communication scheme then looks as follows:

- 1) Counter = 0;
- 2) Master IUT: Transmit a frame header (ID 01₁₆), followed by response of one data byte (counter [00]) and checksum;
- 3) Slave IUT: If frame is received without errors, store received counter and set transmit flag;
- 4) Master IUT: Transmit frame header (ID 02₁₆);
- 5) Slave IUT: If transmit flag is set, respond with one data byte (stored counter [00]) and check sum, and clear transmit flag;
- 6) Master IUT: If slave IUT has answered without errors and received counter value == transmitted counter value, increment counter by 1;
- 7) Goto step 2);

One sequence of steps 2) to 7) is referred to as one communication cycle. A communication cycle is considered successful, if the counter is incremented in step 6), verified by the test system in consecutive communication cycle.

If the selection of master/slave application does not affect the physical layer of the device (e.g. switch internal pull-up resistor), the IUT provided with the slave application is used for all remaining test cases and is regarded as IUT class C device as slave.

If the selection of master/slave application does affect the physical layer of the device, the IUTs shall be tested both as IUT class C device as slave and IUT class C device as master for test cases where test parameters differ for master and slave.

8.3 Test case organization

The intention of each test case is described at first, with a short textual explanation.

Before tests are executed, the test system shall be set to its initial state as described in 8.5.

The test procedure and the expected results are described in the form of a chart for each test case. Table 144 defines a typical test description.

Table 144 — Typical test description

IUT node as	Class A/B/C device as master or slave or both	Corresponding test number TC x, TC y, where x, y are the test case number.
Initial state	Parameters:	
	Number of nodes	Number of node in the test implementation
	Bus loads	In order to simulate a LIN network
	Operational conditions:	
	IUT Mode	Operation Mode for the IUT (e.g. normal mode, low power mode, ...)
	V _{BAT} , V _{SUP} , V _{IUT}	Value in volt
	Failure	In order to set failure at
	GND Shift	Value in volt
Test steps	Describe the test stages.	
Response	Describe the result expected in order to decide if the test passed or failed.	
Reference	Corresponding number in ISO 17987-4.	

NOTE IUT may be a class C device as master or slave ECU.

Depending on the type of IUT, the supply voltage is V_{BAT} for class C device or V_{SUP} for class A, called V_{IUT} in this description.

8.4 Measurement and signal generation — Requirements

8.4.1 Data generation

The test system shall be able to transmit LIN frames with adjustable recessive/dominant levels. For example, with the test system acting as master and the IUT as slave responding to LIN headers sent by the test system.

Figure 62 shows the LIN header sent by test system as master with dominant voltage (V_{Dom_TS}) adjusted and IUT as slave answering with nominal dominant voltage (V_{Dom_IUT}).




Figure 62 — LIN header sent by test system as master with dominant voltage (V_{Dom_TS}) adjusted and IUT as slave answering with nominal dominant voltage (V_{Dom_IUT})

Figure 63 shows the LIN header sent by test system as master with recessive voltage (V_{Rec_TS}) adjusted and IUT as slave answering with nominal recessive voltage (V_{Rec_IUT}).




Figure 63 — LIN header sent by test system as master with recessive voltage (V_{Rec_TS}) adjusted and IUT as slave answering with nominal recessive voltage (V_{Rec_IUT})

The test system shall be able to transmit LIN headers and responses. It shall be able to receive LIN frames and change its own responses dynamically.

Data generation by the test system may be realized as shown in [Figure 64](#)




Figure 64 — Data generation

Data generation includes two power supplies that provide the recessive and dominant voltage (V_{Rec_TS} and V_{Dom_TS}) for LIN frames transmitted by data generation. Data generation shall be able to transmit recessive bits by connecting the LIN bus to its recessive voltage power supply using a low-impedance

path (Sw1) so the transmitted recessive level will not get corrupted by the IUT's internal pull-up resistor if $V_{IUT} > V_{LIN_bus}$. The internal recessive voltage V_{Rec_TS} is provided to the test setup as $V_{Pull-up}$ to supply a pull-up resistor if necessary.

V_{Dom_TS} and $V_{Rec_TS}/V_{Pull-up}$ is specified in the test cases where data generation is used.

8.4.2 Various requirements

Table 145 defines the data generation, signal measurement and power supply requirements.

Table 145 — Data generation, signal measurement and power supply requirements

Data generation	Resolution		10 mV
	Accuracy		0,2 % of value
	Rise/Fall Time		<40 ns
	Bit timing precision		20 ppm
	Internal resistance		<1 Ω
	Bit timing for BR_Range_20K 24 V LIN systems		20 kbit/s $t_{Bit} = 50 \mu s$
	Bit timing for BR_Range_10K 24 V LIN systems		10,417 kbit/s $t_{Bit} = 96 \mu s$
Signal measurement	Dynamic signals		Oscilloscope 100 MHz
			Rise time $\leq 3,5$ ns
	Static signals:	DC voltage	0,5 %
		DC current	0,6 %
		Resistance	0,5 %
Power supply	Resolution		10 mV/1 mA
(V_{CC}, V_{IUT}, V_{LIN})	Accuracy		0,2 % of value

8.5 Operational conditions — Calibration

8.5.1 Electrical input/output, LIN protocol

The initial configuration for each test case is defined in Table 146. Any requirements for individual tests are specified in each test case.

Table 146 — Initial state of electrical input/output

Parameters	—
Number of nodes	1
Bus loads	—
Operational conditions	—
IUT mode	Set to normal/active mode
$V_{BAT}, V_{SUP}, V_{IUT}, V_{PS}$	Specified for each test
Failure	No failure
GND shift	0 V

8.5.2 [EPL-CT 83] Operating voltage range

This test shall ensure the correct operation in the valid supply voltage ranges, by correct reception of dominant bits. The IUT is therefore supplied with an increasing/decreasing voltage ramp.

Figure 65 shows the test configuration of the test system “Operating voltage range without RX and TX access”.




Figure 65 — Test system: Operating voltage range without RX and TX access

Table 147 defines the test system “Operating voltage range without RX and TX access”.

Table 147 — Test system: Operating voltage range without RX and TX access

IUT node as	Class C device as master	[EPL-CT 83].1, [EPL-CT 83].2 [EPL-CT 83].5, [EPL-CT 83].6
	Class C device as slave	[EPL-CT 83].3, [EPL-CT 83].4 [EPL-CT 83].7, [EPL-CT 83].8
Initial state	Operational conditions:	
	$V_{IUT} [V_{SUP} / V_{BAT}]$	Table 148 (BR_Range_20K) / Table 149 (BR_Range_10K)
	V_{Dom_TS}	0 V
	$V_{Rec_TS} / V_{Pull-up}$	36 V
Test steps	A voltage ramp is set on the V_{BAT} / V_{SUP} as defined in Tables 148/149. LIN communication is established between test system and IUT.	
Response	All IUT communication cycles sent during signal ramp shall be successful.	
Reference	ISO 17987-4:2016, Table 15, Param 52, Param 53	

Table 148 defines the test cases “Operating voltage ramp without RX and TX access for BR_Range_20K 24 V LIN systems”.

Table 148 — Test cases: Operating voltage ramp without RX and TX access for BR_Range_20K 24 V LIN systems

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	Signal ramp	R_{BUS}
[EPL-CT 83].1	[15,0 V to 36 V]/[16,0 V to 36 V]	0,1 V/s	30 k Ω (0,1 %)
[EPL-CT 83].2	[36 V to 15,0 V]/[36 V to 16,0 V]	0,1 V/s	30 k Ω (0,1 %)
[EPL-CT 83].3	[15,0 V to 36 V]/[16,0 V to 36 V]	0,1 V/s	1 k Ω (0,1 %)
[EPL-CT 83].4	[36 V to 15,0 V]/[36 V to 16,0 V]	0,1 V/s	1 k Ω (0,1 %)

Table 149 defines the test cases “Operating voltage ramp without RX and TX access for BR_Range_10K 24 V LIN systems”.

Table 149 — Test cases: Operating voltage ramp without RX and TX access for BR_Range_10K 24 V LIN systems

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	Signal ramp	R_{BUS}
[EPL-CT 83].5	[7,0 V to 36 V]/[8,0 V to 36 V]	0,1 V/s	30 k Ω (0,1 %)
[EPL-CT 83].6	[36 V to 7,0 V]/[36 V to 8,0 V]	0,1 V/s	30 k Ω (0,1 %)
[EPL-CT 83].7	[7,0 V to 36 V]/[8,0 V to 36 V]	0,1 V/s	1 k Ω (0,1 %)
[EPL-CT 83].8	[36 V to 7,0 V]/[36 V to 8,0 V]	0,1 V/s	1 k Ω (0,1 %)

8.5.3 Threshold voltages

8.5.3.1 General

This group of tests checks whether the receiver threshold voltages of the IUT are implemented correctly within the entire specified operating supply voltage range. Communication is established between the test system and the IUT, during which the dominant or recessive levels of the LIN frames transmitted by the test system are varied with respect to the applied supply voltage. The communication shall be either successful or unsuccessful dependent on the recessive/dominant levels.

8.5.3.2 [EPL-CT 84] IUT as receiver: V_{SUP} at V_{BUS_dom} (down)

Figure 66 shows the test configuration of the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.




Figure 66 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

Table 150 defines the test system “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.

Table 150 — Test system: IUT as receiver V_{SUP} at V_{BUS_dom} (down)

IUT node as	Class C device as slave	[EPL-CT 84].1, [EPL-CT 84].2, [EPL-CT 84].3, [EPL-CT 84].7, [EPL-CT 84].8, [EPL-CT 84].9
	Class C device as master	[EPL-CT 84].4, [EPL-CT 84].5, [EPL-CT 84].6, [EPL-CT 84].10, [EPL-CT 84].11, [EPL-CT 84].12
Initial state	Operational conditions	
	$V_{IUT}: [V_{SUP}]$ V_{DOM_TS} $V_{REC_TS}/V_{Pull-up}$ R_{BUS}	Table 151 (BR_Range_20K), Table 152 (BR_Range_10K)
Test steps	Communication is established between the test system and the IUT. The initial dominant level transmitted by the test system is the lowest voltage as defined in Table 151 and Table 152 for each test case. The dominant level transmitted by the test system is increased by 20 mV after each IUT communication cycle until the highest level as defined in Table 151 and Table 152 for each test case is reached. The last V_{Dom} at which communication is successful is recorded as V_{th_dom} . See Figure 62 for an example of the communication between test system as master and slave IUT. See 8.4.1 for requirements on the data generation unit. The rise and fall time of the LIN signal shall be less than 500 ns.	
Response	Communication shall be successful or unsuccessful as defined in Table 151 and Table 152.	
Reference	ISO 17987-4:2016, Table 15, Param 62, Param 63	
	ISO 17987-4:2016, Figure 4	

Table 151 defines the test cases “IUT as receiver V_{SUP} at V_{BUS_dom} (down)”.

Table 151 — Test cases: IUT as receiver V_{SUP} at V_{BUS_dom} (down) for BR_Range_20K 24 V LIN systems

EPL-CT-TC	V_{IUT} : [V_{SUP}]	V_{DOM_TS}	V_{REC_TS}	Expected communication result	R_{BUS}
[EPL-CT 84].1	15 V	[-2,25 V to 6,0 V]	36 V	Successful	1 k Ω (0,1 %)
		[9,0 V to 36 V]		Unsuccessful	
[EPL-CT 84].2	24 V	[-3,6 V to 9,6 V]	36 V	Successful	
		[14,4 V to 36 V]		Unsuccessful	
[EPL-CT 84].3	36 V	[-5,4 V to 14,4 V]	41,4 V	Successful	
		[21,6 V to 41,4 V]		Unsuccessful	
[EPL-CT 84].4	15 V	[-2,25 V to 6,0 V]	36 V	Successful	30 k Ω (0,1 %)
		[9,0 V to 36 V]		Unsuccessful	
[EPL-CT 84].5	24 V	[-3,6 V to 9,6 V]	36 V	Successful	
		[14,4 V to 36 V]		Unsuccessful	
[EPL-CT 84].6	36 V	[-5,4 V to 14,4 V]	41,4 V	Successful	
		[21,6 V to 41,4 V]		Unsuccessful	

Table 152 defines the test cases “IUT as receiver V_{SUP} at V_{BUS_dom} (down)” for BR_Range_10K 24 V LIN systems.

Table 152 — Test cases: IUT as receiver V_{SUP} at V_{BUS_dom} (down) for BR_Range_10K 24 V LIN systems

EPL-CT-TC	V_{IUT} : [V_{SUP}]	V_{DOM_TS}	V_{REC_TS}	Expected communication result	R_{BUS}
[EPL-CT 84].7	7 V	[-1,05 V to 2,8 V]	36 V	Successful	1 k Ω (0,1 %)
		[4,2 V to 36 V]		Unsuccessful	
[EPL-CT 84].8	24 V	[-3,6 V to 9,6 V]	36 V	Successful	
		[14,4 V to 36 V]		Unsuccessful	
[EPL-CT 84].9	36 V	[-5,4 V to 14,4 V]	41,4 V	Successful	
		[21,6 V to 41,4 V]		Unsuccessful	
[EPL-CT 84].10	7 V	[-1,05 V to 2,8 V]	36 V	Successful	30 k Ω (0,1 %)
		[4,2 V to 36 V]		Unsuccessful	
[EPL-CT 84].11	24 V	[-3,6 V to 9,6 V]	36 V	Successful	
		[14,4 V to 36 V]		Unsuccessful	
[EPL-CT 84].12	36 V	[-5,4 V to 14,4 V]	41,4 V	Successful	
		[21,6 V to 41,4 V]		Unsuccessful	

8.5.3.3 [EPL-CT 85] IUT as receiver: V_{SUP} at V_{BUS_rec} (up)

Figure 67 shows the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.




Figure 67 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

Table 153 defines the test system “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.

Table 153 — Test system: IUT as receiver V_{SUP} at V_{BUS_rec} (up)

IUT node as	Class C device as slave	[EPL-CT 85].1, [EPL-CT 85].2, [EPL-CT 85].3, [EPL-CT 85].7, [EPL-CT 85].8, [EPL-CT 85].9
	Class C device as master	[EPL-CT 85].4, [EPL-CT 85].5, [EPL-CT 85].6, [EPL-CT 85].10, [EPL-CT 85].11, [EPL-CT 85].12
Initial state	Operational conditions:	
	V _{IUT} : [V _{SUP}], V _{DOM_TS} , V _{REC_TS} /V _{Pull-up} , R _{BUS}	Table 154 (BR_Range_20K), Table 155 (BR_Range_10K)
Test steps	<p>Communication is established between the test system and the IUT. The initial recessive level transmitted by the test system is the highest voltage as defined in Table 154 and Table 155 for each test case. The recessive level transmitted by the test system is decreased by 20 mV after each IUT communication cycle until the lowest level as defined in Table 154 and Table 155 for each test case is reached.</p> <p>The last V_{Rec} at which communication is successful is recorded as V_{th_rec}.</p> <p>See Figure 62 for an example of the communication between test system as master and slave IUT.</p> <p>See 8.4.1 for requirements on the data generation unit. The rise and fall time of the LIN signal shall be less than 500 ns.</p>	
Response	The Communication shall be successful or unsuccessful as defined in Table 154 and Table 155.	
Reference	ISO 17987-4:2016, Table 15, Param 62, Param 63 ISO 17987-4:2016, Figure 4	

Table 154 defines the test cases “IUT as receiver V_{SUP} at V_{BUS_rec} (up)”.

Table 154 — Test cases: IUT as receiver V_{SUP} at V_{BUS_rec} (up) for BR_Range_20K 24 V LIN systems

EPL-CT-TC	V_{IUT} : [V_{SUP}]	V_{DOM_TS}	V_{REC_TS}	Expected communication result	R_{BUS}
[EPL-CT 85].1	15 V	-2,25 V	[36 V to 9,0 V]	Successful	1 k Ω (0,1 %)
			[6,0 V to -2,25 V]	Unsuccessful	
[EPL-CT 85].2	24 V	-3,6 V	[36 V to 14,4 V]	Successful	
			[9,6 V to -3,6 V]	Unsuccessful	
[EPL-CT 85].3	36 V	-5,4 V	[41,4 V to 21,6 V]	Successful	
			[14,4 V to -5,4 V]	Unsuccessful	
[EPL-CT 85].4	15 V	-2,25 V	[36 V to 9,0 V]	Successful	30 k Ω (0,1 %)
			[6,0 V to -2,25 V]	Unsuccessful	
[EPL-CT 85].5	24 V	-3,6 V	[36 V to 14,4 V]	Successful	
			[9,6 V to -3,6 V]	Unsuccessful	
[EPL-CT 85].6	36 V	-5,4 V	[41,4 V to 21,6 V]	Successful	
			[14,4 V to -5,4 V]	Unsuccessful	

Table 155 defines the test cases “IUT as receiver V_{SUP} at V_{BUS_rec} (up)” for BR_Range_10K 24 V Lin systems.

Table 155 — Test cases: IUT as receiver V_{SUP} at V_{BUS_rec} (up) for BR_Range_10K 24 V LIN systems

EPL-CT-TC	V_{IUT} : [V_{SUP}]	V_{DOM_TS}	V_{REC_TS}	Expected communication result	R_{BUS}
[EPL-CT 85].7	7 V	-1,05 V	[36 V to 4,2 V]	Successful	1 k Ω (0,1 %)
			[2,8 V to -1,05 V]	Unsuccessful	
[EPL-CT 85].8	24 V	-3,6 V	[36 V to 14,4 V]	Successful	
			[9,6 V to -3,6 V]	Unsuccessful	
[EPL-CT 85].9	36 V	-5,4 V	[41,4 V to 21,6 V]	Successful	
			[14,4 V to -5,4 V]	Unsuccessful	
[EPL-CT 85].10	7 V	-1,05 V	[36 V to 4,2 V]	Successful	30 k Ω (0,1 %)
			[2,8 V to -1,05 V]	Unsuccessful	
[EPL-CT 85].11	24 V	-3,6 V	[36 V to 14,4 V]	Successful	
			[9,6 V to -3,6 V]	Unsuccessful	
[EPL-CT 85].12	36 V	-5,4 V	[41,4 V to 21,6 V]	Successful	
			[14,4 V to -5,4 V]	Unsuccessful	

8.5.3.4 [EPL-CT 86] IUT as receiver: V_{SUP} at V_{BUS}

This test shall verify the symmetry of the receiver thresholds. It evaluates V_{th_dom} (3 values) measured in 8.5.3.2 and V_{th_rec} (3 values) measured in 8.5.3.3.

Table 156 defines the test system “IUT as Receiver: V_{SUP} at V_{BUS} ”.

Table 156 — Test system: IUT as receiver: V_{SUP} at V_{BUS}

IUT node as	Class C device as slave	[EPL-CT 86].1, [EPL-CT 86].2, [EPL-CT 86].3, [EPL-CT 86].7, [EPL-CT 86].8, [EPL-CT 86].9
	Class C device as master	[EPL-CT 86].4, [EPL-CT 86].5, [EPL-CT 86].6, [EPL-CT 86].10, [EPL-CT 86].11, [EPL-CT 86].12
Initial state	Operational conditions:	
	V_{IUT} : [V_{SUP}]	Table 157 (BR_Range_20K), Table 158 (BR_Range_10K)
	V_{th_dom} V_{th_rec}	
Test steps	Calculate $V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$ and $V_{HYS} = V_{th_rec} - V_{th_dom}$	
Response	V_{BUS_CNT} shall be in the range of $[0,475 \text{ to } 0,525] \times V_{SUP}$ V_{HYS} shall be less than $0,175 \times V_{SUP}$.	
Reference	ISO 17987-4:2016, Table 15, Param 64, Param 65 ISO 17987-4:2016, Figure 4	

[Table 157](#) defines the test cases “IUT as receiver for BR_Range_20K 24 V LIN systems: V_{SUP} at V_{BUS} ”.

Table 157 — Test cases: IUT as receiver for BR_Range_20K 24 V LIN systems: V_{SUP} at V_{BUS}

EPL-CT	V_{th_dom} as measured in test case	V_{th_rec} as measured in test case	V_{IUT} : [V_{SUP}]
[EPL-CT 86].1	[EPL-CT 84].1	[EPL-CT 85].1	15 V
[EPL-CT 86].2	[EPL-CT 84].2	[EPL-CT 85].2	24 V
[EPL-CT 86].3	[EPL-CT 84].3	[EPL-CT 85].3	36 V
[EPL-CT 86].4	[EPL-CT 84].4	[EPL-CT 85].4	15 V
[EPL-CT 86].5	[EPL-CT 84].5	[EPL-CT 85].5	24 V
[EPL-CT 86].6	[EPL-CT 84].6	[EPL-CT 85].6	36 V

[Table 158](#) defines the test cases “IUT as receiver for BR_Range_10K 24 V LIN systems: V_{SUP} at V_{BUS} ”.

Table 158 — Test cases: IUT as receiver for BR_Range_10K 24 V LIN systems: V_{SUP} at V_{BUS}

EPL-CT	V_{th_dom} as measured in test case	V_{th_rec} as measured in test case	V_{IUT} : [V_{SUP}]
[EPL-CT 86].7	[EPL-CT 84].7	[EPL-CT 85].7	7 V
[EPL-CT 86].8	[EPL-CT 84].8	[EPL-CT 85].8	24 V
[EPL-CT 86].9	[EPL-CT 84].9	[EPL-CT 85].9	36 V
[EPL-CT 86].10	[EPL-CT 84].10	[EPL-CT 85].10	7 V
[EPL-CT 86].11	[EPL-CT 84].11	[EPL-CT 85].11	24 V
[EPL-CT 86].12	[EPL-CT 84].12	[EPL-CT 85].12	36 V

8.5.4 [EPL-CT 87] Variation of $V_{SUP_NON_OP} \in [-0,3 \text{ V to } 7,0 \text{ V}]$, [18 V to 58 V]

This test checks whether the IUT influences the bus during under voltage and over voltage conditions.

[Table 68](#) shows the test configuration of the test system “Variation of $V_{SUP_NON_OP}$ ”.




Figure 68 — Test system: Variation of V_{SUP_NON_OP}

Table 159 defines the test system “Variation of V_{SUP_NON_OP}”

Table 159 — Test system: Variation of V_{SUP_NON_OP}

IUT node as	Class C device as master	[EPL-CT 87].1, [EPL-CT 87].3, [EPL-CT 87].5, [EPL-CT 87].7
	Class C device as slave	[EPL-CT 87].2, [EPL-CT 87].4, [EPL-CT 87].6, [EPL-CT 87].8
Initial state	Operational conditions:	
	V _{IUT} : [V _{SUP} /V _{BAT}]	Signal with a 1 V/s ramp as defined in Table 160 , Table 161 .
	V _{PS2}	See Table 160 , Table 161 .
	R _{BUS}	See Table 160 , Table 161 .
Test steps	There is no communication on the LIN bus. A voltage ramp (up and down) is set on V _{IUT} : [V _{SUP} /V _{BAT}]. The stimulus stays for t = 30 s at V _{BAT} = 58 V.	
Response	No dominant state on LIN shall occur.	
	The IUT shall not be destroyed during the test. The afterward recessive voltage shall have a maximum deviation of ±5 % from the before recessive voltage.	
Reference	ISO 17987-4:2016, Table 15, Param 56	

Table 160 defines the test cases “Variation of $V_{SUP_NON_OP}$ for BR_Range_20K 24 V LIN systems”.

Table 160 — Test cases: Variation of $V_{SUP_NON_OP}$ for BR_Range_20K 24 V LIN systems

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	V_{PS2}	R_{BUS}
[EPL-CT 87].1	[-0,3 V to 16 V], [36 V to 58 V]	36 V	60 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 87].2	[-0,3 V to 16 V], [36 V to 58 V]	36 V	1,1 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 87].3	[-0,3 V to 15 V], [36 V to 58 V]	36 V	60 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 87].4	[-0,3 V to 15 V], [36 V to 58 V]	36 V	1,1 k Ω (0,1 %) + diode (1N4148)

Table 161 defines the test cases “Variation of $V_{SUP_NON_OP}$ for BR_Range_10K 24 V LIN systems”.

Table 161 — Test cases: Variation of $V_{SUP_NON_OP}$ for BR_Range_10K 24 V LIN systems

EPL-CT-TC	V_{IUT} range: [V_{SUP} range/ V_{BAT} range]	V_{PS2}	R_{BUS}
[EPL-CT 87].5	[-0,3 V to 8 V], [36 V to 58 V]	36 V	60 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 87].6	[-0,3 V to 8 V], [36 V to 58 V]	36 V	1,1 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 87].7	[-0,3 V to 7 V], [36 V to 58 V]	36 V	60 k Ω (0,1 %) + diode (1N4148)
[EPL-CT 87].8	[-0,3 V to 7 V], [36 V to 58 V]	36 V	1,1 k Ω (0,1 %) + diode (1N4148)

8.5.5 I_{BUS} under several conditions

8.5.5.1 [EPL-CT 88] I_{BUS_LIM} at dominant state (driver on)

This test checks the drive capability of the output stage. A LIN driver shall pull the LIN bus below a certain voltage according to the LIN standard. The current limitation is measured indirectly.

Figure 69 shows the test configuration of the test system “ I_{BUS_LIM} at dominant state (driver on)”.




Figure 69 — Test system: I_{BUS_LIM} at dominant state (driver on)

Table 162 defines the test system “ I_{BUS_LIM} at dominant state (driver on)”.