

TECHNICAL REPORT

Electrical interface specifications for self ballasted lamps and controlgear in phase-cut dimmed lighting systems

IECNORM.COM: Click to view the full PDF of IEC TR 63037:2016

With Norm



THIS PUBLICATION IS COPYRIGHT PROTECTED
Copyright © 2016 IEC, Geneva, Switzerland

All rights reserved. Unless otherwise specified, no part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from either IEC or IEC's member National Committee in the country of the requester. If you have any questions about IEC copyright or have an enquiry about obtaining additional rights to this publication, please contact the address below or your local IEC member National Committee for further information.

IEC Central Office
3, rue de Varembe
CH-1211 Geneva 20
Switzerland

Tel.: +41 22 919 02 11
Fax: +41 22 919 03 00
info@iec.ch
www.iec.ch

About the IEC

The International Electrotechnical Commission (IEC) is the leading global organization that prepares and publishes International Standards for all electrical, electronic and related technologies.

About IEC publications

The technical content of IEC publications is kept under constant review by the IEC. Please make sure that you have the latest edition, a corrigenda or an amendment might have been published.

IEC Catalogue - webstore.iec.ch/catalogue

The stand-alone application for consulting the entire bibliographical information on IEC International Standards, Technical Specifications, Technical Reports and other documents. Available for PC, Mac OS, Android Tablets and iPad.

IEC publications search - www.iec.ch/searchpub

The advanced search enables to find IEC publications by a variety of criteria (reference number, text, technical committee,...). It also gives information on projects, replaced and withdrawn publications.

IEC Just Published - webstore.iec.ch/justpublished

Stay up to date on all new IEC publications. Just Published details all new publications released. Available online and also once a month by email.

Electropedia - www.electropedia.org

The world's leading online dictionary of electronic and electrical terms containing 20 000 terms and definitions in English and French, with equivalent terms in 15 additional languages. Also known as the International Electrotechnical Vocabulary (IEV) online.

IEC Glossary - std.iec.ch/glossary

65 000 electrotechnical terminology entries in English and French extracted from the Terms and Definitions clause of IEC publications issued since 2002. Some entries have been collected from earlier publications of IEC TC 37, 77, 86 and CISPR.

IEC Customer Service Centre - webstore.iec.ch/csc

If you wish to give us your feedback on this publication or need further assistance, please contact the Customer Service Centre: csc@iec.ch.



TECHNICAL REPORT

Electrical interface specifications for self ballasted lamps and controlgear in phase-cut dimmed lighting systems

INTERNATIONAL
ELECTROTECHNICAL
COMMISSION

ICS 29.140.99

ISBN 978-2-8322-3711-3

Warning! Make sure that you obtained this publication from an authorized distributor.

CONTENTS

FOREWORD.....	4
INTRODUCTION.....	6
1 Scope.....	7
2 Normative references	7
3 Terms, definitions and abbreviated terms	7
3.1 Terms and definitions.....	7
3.2 Abbreviated terms.....	9
4 General description	10
5 General requirements	10
5.1 Voltage rating	10
5.2 Frequency rating.....	11
5.3 Marking of controlgear	11
6 Description of the lighting system and its components.....	11
6.1 Wiring method.....	11
6.2 Wiring diagram.....	11
7 Electrical specification.....	12
7.1 General.....	12
7.2 Electrical characteristics during the on state of a phase-cut dimming system	12
7.2.1 General	12
7.2.2 Electrical characteristics for leading edge dimming method	12
7.2.3 Electrical characteristics for trailing edge dimming method	17
7.3 Electrical characteristics during the off state of a phase-cut dimming system	23
8 Test procedures	24
8.1 General.....	24
8.2 Tests for leading edge dimmable devices.....	24
8.2.1 General	24
8.2.2 Test related to the non-conducting phase	25
8.2.3 Test related to the transition from the non-conducting to the conducting phase and to the conducting phase.....	25
8.3 Tests for trailing edge dimmable devices	25
8.3.1 General	25
8.3.2 Test related to the conducting phase	25
8.3.3 Test related to the transition from the conducting phase to the non-conducting phase	26
8.3.4 Test related to the non-conducting phase	26
8.4 Tests for characteristics during electronic off state.....	27
Annex A (informative) Voltage shapes to be used with the tests in IEC TR 63037	28
A.1 General.....	28
A.2 Waveform description	28
A.3 Waveform description	28
Annex B (informative) Equivalent phase-cut dimmer circuit	29
Bibliography.....	30
Figure 1 – Example of wiring diagram	11
Figure 2 – Timing leading edge dimming method	13

Figure 3 – Timing trailing edge dimming method	18
Figure 4 – Test setup for testing the conducting phase	24
Figure 5 – Test setup for the transition from the conducting to the non-conducting phase	26
Figure 6 – Test setup for the non-conducting phase	27
Figure A.1 – Waveform of AC voltage source	28
Figure A.2 – Waveform of AC voltage source	28
Figure B.1 – Scheme of the EC_D	29
Table 1 – Nominal mains voltage 100 V; frequency 50 Hz or 60 Hz	14
Table 2 – Nominal mains voltage 120 V; frequency 50 Hz or 60 Hz	14
Table 3 – Nominal mains voltage 200 V; frequency 50 Hz or 60 Hz	14
Table 4 – Nominal mains voltage 230 V; frequency 50 Hz or 60 Hz	15
Table 5 – Nominal mains voltage 277 V; frequency 50 Hz or 60 Hz	15
Table 6 – Slew rate for voltage decrease across the phase-cut dimmer	16
Table 7 – Nominal mains voltage 100 V; frequency 50 Hz or 60 Hz	16
Table 8 – Nominal mains voltage 120 V; frequency 50 Hz or 60 Hz	16
Table 9 – Nominal mains voltage 200 V; frequency 50 Hz or 60 Hz	17
Table 10 – Nominal mains voltage 230 V; frequency 50 Hz or 60 Hz	17
Table 11 – Nominal mains voltage 277 V; frequency 50 Hz or 60 Hz	17
Table 12 – Nominal mains voltage from 100 V to 277 V; frequency 50 Hz or 60 Hz	19
Table 13 – Nominal mains voltage 100 V; frequency 50 Hz or 60 Hz	20
Table 14 – Nominal mains voltage 120 V; frequency 50 Hz or 60 Hz	21
Table 15 – Nominal mains voltage 200 V; frequency 50 Hz or 60 Hz	21
Table 16 – Nominal mains voltage 230 V; frequency 50 Hz or 60 Hz	22
Table 17 – Nominal mains voltage 277 V; frequency 50 Hz or 60 Hz	22
Table 18 – Currents and voltages for controlgear during the electronic off state	23
Table 19 – Parameters for testing purposes	24

INTERNATIONAL ELECTROTECHNICAL COMMISSION

**ELECTRICAL INTERFACE SPECIFICATIONS
FOR SELF BALLASTED LAMPS AND CONTROLGEAR IN PHASE-CUT
DIMMED LIGHTING SYSTEMS**

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC itself does not provide any attestation of conformity. Independent certification bodies provide conformity assessment services and, in some areas, access to IEC marks of conformity. IEC is not responsible for any services carried out by independent certification bodies.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

The main task of IEC technical committees is to prepare International Standards. However, a technical committee may propose the publication of a Technical Report when it has collected data of a different kind from that which is normally published as an International Standard, for example "state of the art".

IEC TR 63037, which is a Technical Report, has been prepared by IEC technical committee 34: Lamps and related equipment.

The text of this Technical Report is based on the following documents:

Enquiry draft	Report on voting
34/305/DTR	34/325/RVC

Full information on the voting for the approval of this Technical Report can be found in the report on voting indicated in the above table.

This document has been drafted in accordance with the ISO/IEC Directives, Part 2.

The committee has decided that the contents of this document will remain unchanged until the stability date indicated on the IEC website under "<http://webstore.iec.ch>" in the data related to the specific document. At this date, the document will be

- reconfirmed,
- withdrawn,
- replaced by a revised edition, or
- amended.

A bilingual version of this publication may be issued at a later date.

IECNORM.COM: Click to view the full PDF of IEC TR 63037:2016
Withdrawn

INTRODUCTION

This document describes the technical requirements for self-ballasted lamps and controlgear to work with phase-cut dimmers. For a complete picture of the technical requirements the user should also refer to the companion document that contains technical requirements and testing methods for phase-cut dimmers (IEC TR 63036).

IECNORM.COM: Click to view the full PDF of IEC TR 63037:2016
Withdrawn

ELECTRICAL INTERFACE SPECIFICATIONS FOR SELF BALLASTED LAMPS AND CONTROLGEAR IN PHASE-CUT DIMMED LIGHTING SYSTEMS

1 Scope

This document specifies the electrical interface between phase-cut dimming equipment and lighting equipment, such as LED integrated lamps and light sources with external controlgear, with the intention of helping designers of both types of equipment to develop products that will work together properly.

This document describes both the dimming phase and the off phase. In addition to the specification of the interface, test procedures are given for testing the proper operation.

It may be expected that controlgear fulfilling the requirements of this document are also suited to be used with electronic switches that use a circuitry comparable with that of a phase-cut dimmer, but do not contain means for the adjustability of the phase-cut angle.

Safety requirements are not covered by this document, but by respective product standards

2 Normative references

The following documents are referred to in the text in such a way that some or all of their content constitutes requirements of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60050-845, *International Electrotechnical Vocabulary. Lighting* (available at <http://www.electropedia.org>)

IEC 62504, *General lighting – Light emitting diode (LED) products and related equipment - Terms and definitions*

3 Terms, definitions and abbreviated terms

3.1 Terms and definitions

For the purposes of this document, the terms and definitions given in IEC 62504 and IEC 60050-845 as well as the following apply.

ISO and IEC maintain terminological databases for use in standardization at the following addresses:

- IEC Electropedia: available at <http://www.electropedia.org/>
- ISO Online browsing platform: available at <http://www.iso.org/obp>

3.1.1

phase-cut dimmed lighting system

combination of a phase-cut dimmer and one or more controlgear and light sources

3.1.2**off state**

state of a phase-cut dimming system when no light is emitted

3.1.3**on state**

state of a phase-cut dimming system when light is emitted

3.1.4**phase-cut dimmer**

electronic switch which is connected in series with a load and changes the supply voltage waveform applied to the load from the pure mains voltage waveform to a leading edge (forward phase) or a trailing edge (reverse phase) AC voltage waveform or is capable of switching between both waveforms

Note 1 to entry: The output voltage waveform of a phase-cut dimmer is applied to one or more loads. The conduction angle of the voltage waveform is adjustable.

Note 2 to entry: Within this document, where the term “dimmer” is used the term “phase-cut dimmer” is meant.

3.1.5**two-wire phase-cut dimmer**

phase-cut dimmer which is connected in series with the load and has no connection to neutral

3.1.6**three-wire phase-cut dimmer**

phase-cut dimmer which is connected in series with the load and has in addition a connection to neutral

3.1.7**controlgear**

device between the phase-cut dimmer and one or more lamps which may serve to transform the AC mains power, limit the current of the lamp(s) to the required value, provide starting voltage and preheating current, prevent cold starting, correct power factor or reduce radio interference

Note 1 to entry: Lamps may have integrated controlgear such as an integrated LED lamp. Any references to controlgear will include any such integrated lamps.

3.1.8**load side**

connection from the output of the phase-cut dimmer to the supply input of one or more controlgear

3.1.9**conducting period**

time period during which the phase-cut dimmer supplies power to a controlgear

3.1.10**non-conducting period**

time period during which the phase-cut dimmer does not supply power to a controlgear

3.1.11**half-wave**

positive or negative 180 degrees of an AC sine wave starting and ending at the zero crossing point

3.1.12**phase angle**

position within a half-wave expressed in degree, being in the range of 0° to 180°, referred to the beginning of the half-wave

3.2 Abbreviated terms

To describe the electrical characteristics of the phase-cut interface, the following abbreviations are used:

α_x	Angle where the test voltage starts rising with the given slew rate SR as shown in Figure A.1
β_x	Angle where the test voltage starts falling with the given slew rate SR as shown in Figure A.2
C_f	Filter capacitor to reduce high frequency disturbances
EC_CG	Equivalent circuit that represents a controlgear for phase-cut dimmer testing purposes
EC_D	Equivalent circuit that represents a phase-cut dimmer for controlgear testing purposes
I_{CG}	Current through the input terminals of the controlgear
I_{CG_pk}	Repetitive peak current of the controlgear in leading edge mode
I_{CG_SL}	Current-carrying capability of the controlgear with $V_{CG} \leq V_{SW}$ in leading edge mode
I_{CG_STH}	Current-carrying capability of the controlgear with $V_{CG} \leq V_{SW}$ in trailing edge mode
I_{CG_STL}	Current-carrying capability of the controlgear with $V_{CG} > V_{SW}$ in trailing edge mode
I_D	Current through the load side terminal of the phase-cut dimmer
I_{D_nc}	Maximum current through the phase-cut dimmer during the non-conducting period, limited by the phase-cut dimmer
I_{EC_CG}	Value of test current of EC_CG in the test circuit in Figure A.1
I_{PO}	Minimum current carrying capability of the controlgear during the electronic off state
I_{trans}	Current sourced by the phase-cut dimmer during the transition from the conducting to the non-conducting state in trailing edge mode.
n	Required minimum number of controlgear connected with one phase-cut dimmer (named in phase-cut dimmer installation sheet)
P_{CG}	Rated input power of the controlgear (as marked)
P_{max}	Maximum permissible nominal load of phase-cut dimmer (according to installation sheet)
P_{min}	Minimum nominal load required by phase-cut dimmer (according to installation sheet)
R_R	Resistance value of resistive load R of the test circuit of Figure 5 (according to 8.3.3), dependent on maximum permissible load of phase-cut dimmer P_{max}
SR	The absolute value of the slew rate of the decrease of the voltage across the input terminals of a controlgear in trailing edge dimming mode when the phase-cut dimmer switches off at time t_{s1} (see Figure 3).
SR_L	The absolute value of the slew rate of the increase of the voltage across the input terminals of a controlgear in leading edge dimming mode when the phase-cut dimmer under test switches on (according to Clause 8)
SR_T	The absolute value of the slew rate of the decrease of the voltage across the input terminals of a controlgear in trailing edge dimming mode when the phase-cut dimmer under test switches off (according to Clause 8)
t_{HW}	Time related to previous zero crossing of the mains to the subsequent zero crossing of the mains (duration of a half-wave)

t_s	Time related to previous zero crossing of the mains when the leading edge phase-cut dimmer reduces its impedance towards zero by activating its power switch
t_{s1}	Time related to previous zero crossing of the mains when the trailing edge phase-cut dimmer increases its impedance towards infinite by deactivating its power switch
t_{s2}	Time related to previous zero crossing of the mains when the voltage V_{CG} falls below V_{SW} in trailing edge method
t_{s3}	Time related to previous zero crossing of the mains when the transition from the conducting period to the non-conducting period is finished
t_{SW}	Time related to previous zero crossing of the mains when voltage V_{CG} crosses V_{SW}
t_t	Transition time for trailing edge mode; equals $t_{s2} - t_{s1}$.
V_{CG}	Voltage across the input terminals of the controlgear
V_D	Voltage between the line side (L) and load side terminal of the phase-cut dimmer
V_M	Mains voltage (rated nominal value)
V_{ME}	Phase cut voltage for testing purposes; sinusoidal part of the waveform (α_1 to t_{HW} , 0 to β) equivalent to mains voltage.
V_{PO}	Lower limit for voltage across the input terminals of the controlgear to provide a current carrying capability I_{PO} during the electronic off state
V_{SW}	Voltage across the input terminals of the controlgear at the time that leads to disabling ($V_M(t) > V_{SW}$) or enabling ($V_M(t) < V_{SW}$) a current path having a current carrying capability of I_{CG_SL} or I_{CG_STH}
V_{test}	Value of test voltage of test circuit Figure 6 (according to 8.4)
$xx(t)$	Instantaneous values of current or voltage xx
Z_{CG}	Impedance across the input terminals of the controlgear
Z_D	Impedance between the line side (L) and the load side terminals of the phase-cut dimmer
Z_{D_max}	Maximum impedance between the line side (L) and load side terminal of the phase-cut dimmer, defined by the technical properties of the phase-cut dimmer
Z_{D_min}	Minimum impedance between the line side (L) and the load side terminal of the phase-cut dimmer, defined by the power properties of the phase-cut dimmer

4 General description

A phase-cut dimmer either cuts the mains voltage immediately after the zero crossing of the mains (leading edge) or towards the next projected zero crossing of the mains (trailing edge). The functionality of both methods can be implemented in one device (universal dimmers).

This document describes requirements for controlgear during the on state of a phase-cut dimming system. Specifications are provided dependent on the dimming method for the conducting period, the non-conducting period of the phase-cut dimmer and the transitions between the conducting and non-conducting period.

In addition, this document describes requirements for controlgear during the off state of a phase-cut dimming system. Specifications are provided independently from the dimming method.

5 General requirements

5.1 Voltage rating

This document applies to one or more of the following mains voltages:

100 V, 120 V, 200 V, 230 V, 277 V, according to IEC 60038.

5.2 Frequency rating

This document applies to one or more of the following mains frequencies:

50 Hz or 60 Hz, according to IEC 60038.

5.3 Marking of controlgear

The following information should be provided by the manufacturer on the product or in the accompanying instruction sheets.

Controlgear should be marked with the following indication:

DIM

6 Description of the lighting system and its components

6.1 Wiring method

The wiring of the devices is in accordance with the installation rules given in IEC 60364 (all parts) and also with the national wiring rules applicable in the country where the devices are installed.

6.2 Wiring diagram

The wiring of the lighting system uses the traditional method of connecting the phase-cut dimmer to the mains and to the controlgear. Figure 1 is an example of a lighting system with one phase-cut dimmer and one or two controlgears.

Regarding the connections of the phase-cut dimmer shown in Figure 1, the drawn lines represent a two-wire installation and the dashed line represents the direct connection of the phase-cut dimmer to the mains which is used in three-wire installations.

The direct connection of the phase-cut dimmer to neutral (dashed line in Figure 1) will have consequences on the power supply requirement and synchronization to the phase-cut dimmer.

This document defines requirements that enable compatibility between phase-cut dimmer and controlgear in two-wire installations. However, all predications are also valid for three-wire phase-cut dimmers to ensure proper operation of controlgear.




Figure 1 – Example of wiring diagram

7 Electrical specification

7.1 General

All information given in this document is related to a half-wave of the mains. Due to the polarity change between subsequent half-waves, all values have to be regarded as absolute values.

The phase-cut dimming system is either in on state or in off state.

In on state, light sources controlled by controlgear being part of the phase-cut dimming system emit light. In off state, light sources controlled by controlgear being part of the phase-cut dimming system do not emit light.

The off state may be realized as mechanical off state by opening the current loop of the phase-cut dimming system with mechanical means, for example a switch. For this case, no requirements need to be fixed.

Alternatively, the off state may be realized as electronic off state. In this case, the phase-cut dimmer increases its impedance (i.e. stops producing phase-cut) while continuing its operation, for example to keep its control interface activated. In this case, the connected controlgear are not energized sufficiently to operate a light source, but should provide a current path that allows the phase-cut dimmer to draw current continuously from the mains.

NOTE Applications that provide a connection to neutral allow using a three-wire device, enabling the usage of lamps that do not provide a current carrying capability according to 7.2 and 7.4.

During the on state and the electronic off state, it should be ensured that the phase-cut dimmer is supplied sufficiently with power and that the synchronization of phase-cut dimmer and controlgear with the mains is ensured.

7.2 Electrical characteristics during the on state of a phase-cut dimming system

7.2.1 General

For the on state of a phase-cut dimming system, specifications are dependent on the dimming method, leading edge or trailing edge.

Each half-wave is divided into two periods, the conducting period and the non-conducting period of the phase-cut dimmer.

During the conducting period of the phase-cut dimmer, the mains voltage is applied to the controlgear. During the non-conducting period, the voltage between terminals of the phase-cut dimmer is almost equal to the mains voltage ($V_D \approx V_M$).

7.2.2 Electrical characteristics for leading edge dimming method

7.2.2.1 General

Starting from the mains zero crossing, the phase-cut dimmer remains in non-conducting state until its timing element activates the power switch at t_s . Afterwards, the phase-cut dimmer is supplying power to the load for the entire remaining part of the mains half-wave (see Figure 2).

To achieve synchronization with the mains and to control the phase-cut angle correctly, leading edge phase-cut dimmers need to draw a current also during the non-conducting state.

Thus, the controlgear has to be able to conduct a current I_{CG_SL} , which allows synchronization of the phase-cut dimmer with the mains and ensures the supply of power to the phase-cut dimmer even in a two-wire installation.




Figure 2 – Timing leading edge dimming method

7.2.2.2 Electrical characteristics during the non-conducting period

During the non-conducting period, the controlgear should comply with the electrical characteristics listed in Tables 1 to 5.

The non-conducting period starts at the zero crossing of the mains and ends at time t_s when the timing element of the phase-cut dimmer activates the power switch.

During this period, the controlgear should provide a current path with a minimum current-carrying capability of I_{CG_SL} as listed in Tables 1 to 5. At small input voltages of the controlgear when I_{CG_SL} cannot be reached due to the characteristics of its input circuitry (e.g. inrush current limiting elements), only its impedance Z_{CG} is defined as listed in Tables 1 to 5.

The controlgear may deactivate its current-carrying capability during the non-conducting period after it has not detected an input voltage waveform showing an unsteady waveform (leading edge characteristic) for 100 ms.

NOTE This is for reducing power losses in case a controlgear is used without a phase-cut dimmer.

Table 1 – Nominal mains voltage 100 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
0 to t_s	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 22 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 13,8 \text{ mA/W} \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 165,6 \text{ mA}$

Table 2 – Nominal mains voltage 120 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
0 to t_s	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 26 \text{ V}$: $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 138 \text{ mA}$

Table 3 – Nominal mains voltage 200 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
0 to t_s	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 43 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 6,9 \text{ mA/W} \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 82,8 \text{ mA}$

Table 4 – Nominal mains voltage 230 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
0 to t_s	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 40 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 6 \text{ mA/W} \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 72 \text{ mA}$

Table 5 – Nominal mains voltage 277 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
0 to t_s	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 60 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 5 \text{ mA/W} \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_SL} \geq 60 \text{ mA}$

7.2.2.3 Electrical characteristics during the transition from the non-conducting to the conducting period

The transition from the non-conducting to the conducting state of the phase-cut dimmer starts at time t_s .

Starting from time t_s , the impedance Z_D of the phase-cut dimmer decreases until its minimum Z_{D_min} is reached. The voltage V_{CG} applied to the controlgear increases towards the instantaneous value $V_M(t)$ of the mains minus the voltage drop across the phase-cut dimmer.

The absolute value of the slew rate of the voltage change of V_D during the transition period does not exceed the values as listed in Table 6 when the phase-cut dimmer is connected to the marked maximum resistive load.

The slew rate should be calculated based on the measurement of the voltage slope of V_D by measuring the time (dt) between $V_D = 0,8 \cdot V_D(t_s)$ and $V_D = 0,1 \cdot V_D(t_s)$ and by calculating the differential voltage $dV_D = 0,8 \cdot V_D(t_s) - 0,1 \cdot V_D(t_s)$.

When the voltage V_{CG} exceeds V_{SW} , the controlgear may deactivate its current carrying capability, thus possibly no current can flow through the controlgear.

NOTE Values for slew rate represent a compromise between EMC, repetitive peak current in the controlgear and switching losses in the phase-cut dimmer power semiconductors.

Table 6 – Slew rate for voltage decrease across the phase-cut dimmer

V_M [V]	100	120	200	230	277
dV_D/dt [V/ μ s]	$\leq 6,5$	≤ 300	$\leq 6,5$	$\leq 6,5$	≤ 300

7.2.2.4 Electrical characteristics during the conducting period

During the conducting period, the controlgear should comply with the electrical characteristics listed in Tables 7 to 11.

During this period, full power is applied continuously to the controlgear from the phase-cut dimmer to allow power to be supplied to the controlgear. The values of peak current in Table 7 to 11 apply at the maximum slew rate values given in Table 6.

Due to the low impedance of the phase-cut dimmer during the conducting period, the input voltage of the controlgear is almost equal to the mains voltage.

At time t_{SW} , the input voltage V_{CG} of the controlgear falls below V_{SW} .

From time t_{SW} to the end of the period, the controlgear should provide a current path with a minimum current-carrying capability of I_{CG_SL} .

Table 7 – Nominal mains voltage 100 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
t_s to t_{SW}	Z_{CG} not defined $I_{CG_pk}(P_{CG}) < 0,111 \text{ A/W}$
t_{SW} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 22 \text{ V}$: $I_{CG}(t) = I_{CG_SL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_SL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$

Table 8 – Nominal mains voltage 120 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
t_s to t_{SW}	Z_{CG} not defined $I_{CG_pk}(P_{CG}) < \text{to be defined}$
t_{SW} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 26 \text{ V}$: $I_{CG}(t) = I_{CG_SL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_SL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$

Table 9 – Nominal mains voltage 200 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
t_s to t_{SW}	Z_{CG} not defined $I_{CG_pk}(P_{CG}) < 0,077\ 25\ A/W$
t_{SW} to t_{HW}	$0\ V \leq V_{CG} \leq 3\ V$: Z_{CG} not defined $3\ V < V_{CG} \leq 6\ V$: $Z_{CG} \leq 1\ 200\ \Omega$ $6\ V < V_{CG} < V_{SW} = 43\ V$: $I_{CG}(t) = I_{CG_SL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_SL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$

Table 10 – Nominal mains voltage 230 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
t_s to t_{SW}	Z_{CG} not defined $I_{CG_pk}(P_{CG}) < 0,077\ 25\ A/W$
t_{SW} to t_{HW}	$0\ V \leq V_{CG} \leq 3\ V$: Z_{CG} not defined $3\ V < V_{CG} \leq 6\ V$: $Z_{CG} \leq 1\ 200\ \Omega$ $6\ V < V_{CG} < V_{SW} = 50\ V$: $I_{CG}(t) = I_{CG_SL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_SL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$

Table 11 – Nominal mains voltage 277 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
t_s to t_{SW}	Z_{CG} not defined $I_{CG_pk}(P_{CG}) < \text{to be defined}$
t_{SW} to t_{HW}	$0\ V \leq V_{CG} \leq 3\ V$: Z_{CG} not defined $3\ V < V_{CG} \leq 6\ V$: $Z_{CG} \leq 1\ 200\ \Omega$ $6\ V < V_{CG} < V_{SW} = 60\ V$: $I_{CG}(t) = I_{CG_SL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_SL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$

7.2.3 Electrical characteristics for trailing edge dimming method

7.2.3.1 General

Starting from the mains zero crossing, the phase-cut dimmer operates in conducting state until its timing element deactivates the power switch at time t_{s1} . Afterwards, the phase-cut dimmer is not significantly supplying power to the load for the entire remaining part of the mains half-wave (see Figure 3).

To achieve synchronization with the mains and to control the phase-cut angle correctly, trailing edge phase-cut dimmers need to draw a current also during the non-conducting state.

Thus, the controlgear has to be able to conduct a current I_{CG_STH} , which allows synchronization of the phase-cut dimmer with the mains and ensures the supply of power to the phase-cut dimmer even in a two-wire installation.

Since the negative voltage slope that is triggered by the switch-off of the power switch of the phase-cut dimmer is not only determined by the current I_{CG_STL} that is conducted by the controlgear, but also by the effective capacitance of the wiring and the capacitance being effective in parallel to the phase-cut dimmer, the sum of these capacitances has to be considered.

This document and all listed values are based on systems having a maximum capacitance of the wiring of 10 nF being effective in parallel to the controlgear.




Figure 3 – Timing trailing edge dimming method

7.2.3.2 Electrical characteristics during the conducting period

The conducting period starts at the zero crossing of the mains and ends at time t_{s1} when the timing element of the phase-cut dimmer deactivates its power switch and the impedance of the phase-cut dimmer Z_D increases towards Z_{D_max} .

During the conducting period, the controlgear should comply with the electrical characteristics listed in Table 12.

During this period, the phase-cut dimmer continuously applies full power to the controlgear. Therefore, the impedance Z_D of the phase-cut dimmer remains continuously at its minimum value Z_{D_min} , independently from the current $I_D = I_{CG}$.

The impedance Z_D of the phase-cut dimmer is Z_{D_min} when the voltage $V_D(t)$ across the phase-cut dimmer is less than $0,1 \cdot V_M(t)$ during the entire conduction period.

Due to the low impedance of the phase-cut dimmer during the conducting period, the input voltage of the controlgear is almost equal to the instantaneous value of the mains voltage.

From the zero crossing of the mains to time t_{s1} , the controlgear should provide a current path with a minimum current-carrying capability of I_{CG_STL} as listed in Table 12.

Since the current I_{CG_STL} is based on nominal data of a controlgear, a factor of 0,7 is inserted to account for the fact that the current drawn by the controlgear will have some distortion or displacement and may not be a perfect sine-wave or rectangular shape. Therefore the factor 0,7 introduces some margin for this. Additionally, according to this document the controlgear may not operate with its nominal wattage even at the maximum conduction angle.

Table 12 – Nominal mains voltage from 100 V to 277 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current, voltage and impedance limits
0 to t_{s1}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \text{ } \Omega$ $V_{CG} > 6 \text{ V}$: $I_{CG}(t) = I_{CG_STL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_STL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$

7.2.3.3 Electrical characteristics during the transition from the conducting to the non-conducting period

The transition from the conducting to the non-conducting state of the phase-cut dimmer starts at time t_{s1} and ends at time t_{s3} .

At the time t_{s1} , the impedance Z_D of the phase-cut dimmer starts to increase towards Z_{D_max} . From time t_{s1} to t_{s2} , the phase-cut dimmer limits the current I_D .

The minimum value for $t_t = t_{s2} - t_{s1}$ should be as listed in Tables 13 to 17.

Since the controlgear provides a minimum current-carrying capability of I_{CG_STL} (see Tables 13 to 17), the voltage across the input terminals of the controlgear decreases towards zero and falls below the voltage V_{SW} at t_{s2} (see Figure 3).

NOTE 1 This requirement is to ensure that parasitic capacities of the installation, the active capacity C_f between the terminals of the phase-cut dimmer (see Figure 3) and a capacitor that might be assembled inside the

controlgear and which is connected directly with the mains terminals of the controlgear is discharged in a reasonable time to allow the phase-cut dimmer to supply itself sufficiently.

NOTE 2 The ratio between the values for the period t_{s2} to t_{HW} as given in Tables 13 to 17 for the different mains voltages is proportional to the ratio of the relevant mains voltages. The values for I_{CG_STH} scale inversely with the mains voltage. The value for V_{SW} scales directly with the mains voltage. The value for I_{D_nc} is always 10 % lower than the relevant I_{CG_STH} .

The slow rate SR should be calculated based on the measurement of the voltage slope of V_{CG} by measuring the time (dt) between $V_{CG} = 0,8 \cdot V_{CG}(t_{s1})$ and $V_{CG} = V_{SW}$ and by calculating the differential voltage $dV_{CG} = 0,8 \cdot V_{CG}(t_{s1}) - V_{SW}$.

When the voltage V_{CG} falls below V_{SW} (time t_{s2}), the controlgear should provide a minimum current-carrying capability of I_{CG_STH} as listed in Tables 13 to 17.

NOTE 3 The values for V_{SW} and I_{CG_STH} are selected to achieve a good compromise between the ability for the phase-cut dimmer to supply itself on one side and the appearing power loss in the controlgear on the other side.

NOTE 4 t_{s2} is defined by the time at which V_{CG} falls below V_{SW} . V_{CG} and I_D can be measured simultaneously with a 4-channel oscilloscope, and the value of I_D between t_{s1} and t_{s2} can be determined. The break in slope of V_D at t_{s2} (if such a break in slope exists) is not a criteria to define t_{s2} .

Table 13 – Nominal mains voltage 100 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current carrying capability
t_{s1} to t_{s2} $t_{s2} - t_{s1} \geq t_t$ $t_t = (1/SR) \cdot V_M(t_{s1})$	$t = t_{s1}$: $I_{CG}(t) = I_{CG_STL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_STL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$ $t_{s1} < t \leq t_{s2}$: $SR = dV_{CG}/dt \geq 0,09 \text{ V}/\mu\text{s}$ (50 Hz) $SR = dV_{CG}/dt \geq 0,108 \text{ V}/\mu\text{s}$ (60 Hz) when the CG is supplied by a current source driving $(2,8 \text{ mA} \cdot P_{CG})/W$ from t_{s1} to t_{s2}
t_{s2} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 22 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 13,8 \text{ mA}/W \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 165,6 \text{ mA}$

Table 14 – Nominal mains voltage 120 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current carrying capability
t_{s1} to t_{s2} $t_{s2} - t_{s1} \geq t_t$ $t_t = (1/SR) \cdot V_M(t_{s1})$	$t = t_{s1}$: $I_{CG}(t) = I_{CG_STL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_STL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$ $t_{s1} < t \leq t_{s2}$: $SR = dV_{CG}/dt \geq 0,0105 \text{ V}/\mu\text{s}$ (50 Hz) $SR = dV_{CG}/dt \geq 0,126 \text{ V}/\mu\text{s}$ (60 Hz) when the CG is supplied by a current source driving $(2,8 \text{ mA} \cdot P_{CG})/\text{W}$ from t_{s1} to t_{s2} .
t_{s2} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 26 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 11,5 \text{ mA}/\text{W} \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 138 \text{ mA}$

Table 15 – Nominal mains voltage 200 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current carrying capability
t_{s1} to t_{s2} $t_{s2} - t_{s1} \geq t_t$ $t_t = (1/SR) \cdot V_M(t_{s1})$	$t = t_{s1}$: $I_{CG}(t) = I_{CG_STL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_STL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$ $t_{s1} < t \leq t_{s2}$: $SR = dV_{CG}/dt \geq 0,175 \text{ V}/\mu\text{s}$ (50 Hz) $SR = dV_{CG}/dt \geq 0,210 \text{ V}/\mu\text{s}$ (60 Hz) when the CG is supplied by a current source driving $(2,8 \text{ mA} \cdot P_{CG})/\text{W}$ from t_{s1} to t_{s2} .
t_{s2} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 43 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 6,9 \text{ mA}/\text{W} \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 82,8 \text{ mA}$

Table 16 – Nominal mains voltage 230 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current carrying capability
t_{s1} to t_{s2} $t_{s2} - t_{s1} \geq t_t$ $t_t = (1/SR) \cdot V_M(t_{s1})$	$t = t_{s1}$: $I_{CG}(t) = I_{CG_STL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_STL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$ $t_{s1} < t \leq t_{s2}$: $SR = dV_{CG}/dt \geq 0,2 \text{ V}/\mu\text{s}$ (50 Hz) $SR = dV_{CG}/dt \geq 0,24 \text{ V}/\mu\text{s}$ (60 Hz) when the CG is supplied by a current source driving $(2,8 \text{ mA} \cdot P_{CG})/W$ from t_{s1} to t_{s2} .
t_{s2} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 40 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 6 \text{ mA}/W \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 72 \text{ mA}$

Table 17 – Nominal mains voltage 277 V; frequency 50 Hz or 60 Hz

Time related to previous zero crossing of mains voltage	Controlgear: current carrying capability
t_{s1} to t_{s2} $t_{s2} - t_{s1} \geq t_t$ $t_t = (1/SR) \cdot V_M(t_{s1})$	$t = t_{s1}$: $I_{CG}(t) = I_{CG_STL} \geq (0,7 \cdot P_{CG})/V_M$ or $I_{CG}(t) = I_{CG_STL}(t) \geq (0,7 \cdot V_{CG}(t))/(V_M^2/P_{CG})$ $t_{s1} < t \leq t_{s2}$: $SR = dV_{CG}/dt \geq 0,245 \text{ V}/\mu\text{s}$ (50 Hz) $SR = dV_{CG}/dt \geq 0,295 \text{ V}/\mu\text{s}$ (60 Hz) when the CG is supplied by a current source driving $(2,8 \text{ mA} \cdot P_{CG})/W$ from t_{s1} to t_{s2} .
t_{s2} to t_{HW}	$0 \text{ V} \leq V_{CG} \leq 3 \text{ V}$: Z_{CG} not defined $3 \text{ V} < V_{CG} \leq 6 \text{ V}$: $Z_{CG} \leq 1\,200 \, \Omega$ $6 \text{ V} < V_{CG} < V_{SW} = 60 \text{ V}$: $P_{CG} < 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 5 \text{ mA}/W \cdot P_{CG}$ $P_{CG} \geq 12 \text{ W}$: $I_{CG}(t) = I_{CG_STH} \geq 60 \text{ mA}$

7.2.3.4 Electrical characteristics during the non-conducting period

During the non-conducting period, the controlgear should comply with the electrical characteristics listed in Tables 13 to 17.

The non-conducting period ends at the next zero crossing of the mains at time t_{HW} .

During this period, the controlgear should provide a minimum current-carrying capability of I_{CG_STH} as listed in Tables 13 to 17. At small input voltages of the controlgear when I_{CG_STH} cannot be reached due to the characteristics of its input circuitry (e.g. inrush current limiting elements), only its impedance Z_{CG} is defined as listed in Tables 13 to 17.

During this period, the phase-cut dimmer limits the current I_D to $n \cdot I_{D_nc}$ as listed in IEC TR 63036, whereby I_{D_nc} is related to P_{min} of the phase-cut dimmer.

The controlgear may deactivate its current-carrying capability during the non-conducting period after it has not detected an input voltage waveform showing trailing edge characteristics for 100 ms.

NOTE This is for reducing power losses in case a controlgear is used without a phase-cut dimmer.

7.3 Electrical characteristics during the off state of a phase-cut dimming system

The off state of a phase-cut dimming system is when no lamp connected with a controlgear is emitting light.

To set a controlgear in the off state, the phase-cut dimmer increases its impedance Z_D until the controlgear is not sufficiently supplied with power to operate the lamp.

A phase-cut dimmer that needs no supply during the off state of all connected controlgear may open the current loop of the system, for example by means of a mechanical switch.

A phase-cut dimmer that needs a power supply also during the off state of all connected controlgear requires that the connected controlgear provide a current carrying capability, although no lamp is operated (electronic off state) in order to provide power to the electronic circuits within the dimmer to enable returning to the on-state when demanded.

If none of the connected controlgear is able to provide the current carrying capability due to insufficient power, the impedance Z_{CG} of the controlgear will increase.

The phase-cut dimmer may reduce its impedance Z_D to supply power to the connected controlgear in order to reestablish a current carrying capability that carries the needed supply current I_{D_nc} .

By reducing Z_D , the voltage V_D will decrease and the voltage V_{CG} will increase, thus all connected controlgear are energized and the requested current carrying capability is generated in the system to carry the required supply current I_D of the phase-cut dimmer.

The controlgear should provide a minimum current carrying capability of I_{PO} when the voltage V_{CG} is in the range of V_{PO} to V_{SW} (see Table 18). For voltages V_{CG} smaller than V_{PO} and higher than V_{SW} , the current carrying capability of the controlgear is not defined.

The controlgear should not operate the lamp when the voltage V_{CG} is below V_{SW} , so no light should be emitted.

The phase-cut dimmer limits the current to a level that ensures that the voltage V_{CG} that is applied to the controlgear does not exceed V_{SW} .

Table 18 – Currents and voltages for controlgear during the electronic off state

V_M [V]	100	120	200	230	277
V_{PO} [V]	15	15	30	30	30
I_{PO} [mA]	20	20	10	10	10
I_{PO_rms} [mA]	8	8	4	4	4

Values for voltages and currents are instantaneous values except I_{PO_rms} .

8 Test procedures

8.1 General

To simplify the description of the test setups and the test procedures, testing conditions for controlgear related to specific moments in time are defined in degree phase angle related to the mains zero crossings. Thus, a definition of different values for the moments in time such as t_{s1} , t_{s2} or t_{HW} is not necessary for different mains frequencies.

Table 19 – Parameters for testing purposes


V_M [V]	100	120	200	230	277
R_R	V_M^2 / P_{max}				
V_{test} [V]	0 to 23	0 to 23	0 to 45	0 to 45	0 to 45
V_1 [V]	8	8	8	8	8
SR_L [V/μs]	Refers to Table 2				
α_L	90°				
β_L	120°				
SR_T [V/ms]	200	200	200	200	200
α_T	120°				

8.2 Tests for leading edge dimmable devices

8.2.1 General

Tests concerning the electrical characteristics should ensure compliance of devices with this document in terms of electrical behavior of controlgear during different periods of mains waveform according to 7.2.2.

A test circuit as shown in Figure 4 should be used to test the controlgear.



IEC

Figure 4 – Test setup for testing the conducting phase

8.2.2 Test related to the non-conducting phase

<p>Pre-condition:</p> <p>Controlgear applied to an AC test voltage source (V_{ME}) providing the relevant mains voltage according to Clause A.2 with the values of V_1, α_L and SR_L given in Table 19.</p>
<p>Test:</p> <p>Measure the current I_{CG} of the controlgear.</p> <p>Measure I_{CG} from 0° until $V_{CG} > V_{SW}$</p>
<p>Expected results:</p> <p>$6 V \leq V_{CG} \leq V_{SW}$: $I_{CG} \geq I_{CG_SL}$ as listed in Tables 1 to 5</p> <p>NOTE The controlgear may deactivate its current-carrying capability during the non-conducting phase after it has not detected an input voltage waveform showing an unsteady waveform (leading edge characteristic) for one minute.</p>

8.2.3 Test related to the transition from the non-conducting to the conducting phase and to the conducting phase

<p>Pre-condition:</p> <p>Controlgear applied to an AC test voltage source (V_{ME}) providing the relevant mains voltage according to Clause A.2 with the values of V_1, α_L and SR_L given in Table 19.</p>
<p>Test:</p> <p>Measure the current I_{CG} of the controlgear</p> <p>Measure I_{CG} from t_s (α_L) to t_{SW} and</p> <p>Measure I_{CG} from t_{SW} to t_{HW}</p>
<p>Expected results:</p> <p>from t_s to t_{SW}:</p> <p>$I_{CG} \leq I_{CG_pk} (P_{CG})$</p> <p>from t_{SW} to t_{HW}:</p> <p>$3 V < V_{CG} \leq 6 V$: $I_{CG} \geq V_{CG}/Z_{CG}$ with Z_{CG} as listed in Tables 7 to 11</p> <p>$6 V < V_{CG} < V_{SW}$: $I_{CG} = I_{CG_SL}$ as listed in Tables 7 to 11</p>

8.3 Tests for trailing edge dimmable devices

8.3.1 General

Tests concerning the electrical characteristics should ensure compliance of devices with this document in terms of electrical behavior of controlgear during different periods of mains waveform according to 7.2.3.

8.3.2 Test related to the conducting phase

For an applicable test circuit, see Figure 4.