

INTERNATIONAL STANDARD

IEC
61691-2

First edition
2001-06

Behavioural languages –

**Part 2:
VHDL multilogic system
for model interoperability**



Reference number
IEC 61691-2:2001(E)

Publication numbering

As from 1 January 1997 all IEC publications are issued with a designation in the 60000 series. For example, IEC 34-1 is now referred to as IEC 60034-1.

Consolidated editions

The IEC is now publishing consolidated versions of its publications. For example, edition numbers 1.0, 1.1 and 1.2 refer, respectively, to the base publication, the base publication incorporating amendment 1 and the base publication incorporating amendments 1 and 2.

Further information on IEC publications

The technical content of IEC publications is kept under constant review by the IEC, thus ensuring that the content reflects current technology. Information relating to this publication, including its validity, is available in the IEC Catalogue of publications (see below) in addition to new editions, amendments and corrigenda. Information on the subjects under consideration and work in progress undertaken by the technical committee which has prepared this publication, as well as the list of publications issued, is also available from the following:

- **IEC Web Site** (www.iec.ch)
- **Catalogue of IEC publications**
The on-line catalogue on the IEC web site (www.iec.ch/catlg-e.htm) enables you to search by a variety of criteria including text searches, technical committees and date of publication. On-line information is also available on recently issued publications, withdrawn and replaced publications, as well as corrigenda.
- **IEC Just Published**
This summary of recently issued publications (www.iec.ch/JP.htm) is also available by email. Please contact the Customer Service Centre (see below) for further information.
- **Customer Service Centre**
If you have any questions regarding this publication or need further assistance, please contact the Customer Service Centre:

Email: custserv@iec.ch
Tel: +41 22 919 02 11
Fax: +41 22 919 03 00

INTERNATIONAL STANDARD

IEC 61691-2

First edition
2001-06

Behavioural languages –

Part 2: VHDL multilogic system for model interoperability

© IEC 2001 — Copyright - all rights reserved

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission
Telefax: +41 22 919 0300

3, rue de Varembé Geneva, Switzerland
e-mail: inmail@iec.ch

IEC web site <http://www.iec.ch>



Commission Electrotechnique Internationale
International Electrotechnical Commission
Международная Электротехническая Комиссия

PRICE CODE

T

For price, see current catalogue

INTERNATIONAL ELECTROTECHNICAL COMMISSION

BEHAVIOURAL LANGUAGES –

Part 2: VHDL multilogic system for model interoperability

FOREWORD

- 1) The IEC (International Electrotechnical Commission) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of the IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, the IEC publishes International Standards. Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. The IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of the IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested National Committees.
- 3) The documents produced have the form of recommendations for international use and are published in the form of standards, technical specifications, technical reports or guides and they are accepted by the National Committees in that sense.
- 4) In order to promote international unification, IEC National Committees undertake to apply IEC International Standards transparently to the maximum extent possible in their national and regional standards. Any divergence between the IEC Standard and the corresponding national or regional standard shall be clearly indicated in the latter.
- 5) The IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with one of its standards.
- 6) Attention is drawn to the possibility that some of the elements of this International Standard may be the subject of patent rights. The IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 61691-2 has been prepared by IEC technical committee 93: Design automation.

This standard is based on IEEE Std 1164-1993: *Multivalued logic system for VHDL model interoperability*

The text of this standard is based on the following documents:

| | |
|-------------|------------------|
| FDIS | Report on voting |
| 93/130/FDIS | 93/140/RVD |

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This standard does not follow the rules for the structure of international standards given in Part 3 of the ISO/IEC Directives.

IEC 61691 consists of the following parts, under the general title: *Behavioural languages*:

IEC 61691-1:1997, VHDL language reference manual ¹⁾

IEC 61691-2:2001, Part 2: VHDL multilogic system for model interoperability

¹⁾ The edition 2 with the title: VHSIC hardware description language VHDL (076a) (under consideration) will replace it.

IEC 61691-3-1, Part 3-1: Analog description in VHDL (under consideration)

IEC 61691-3-2:2001, Part 3-2: Mathematical operation in VHDL

IEC 61691-3-3:2001, Part 3-3: Synthesis in VHDL

IEC 61691-3-4, Part 3-4: Timing expressions in VHDL (under consideration)

IEC 61691-3-5, Part 3-5: Library utilities in VHDL (under consideration)

The committee has decided that the contents of this publication will remain unchanged until 2004. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

IECNORM.COM : Click to view the full PDF of IEC 61691-2:2001
Withdrawn

BEHAVIOURAL LANGUAGES - Part 2: VHDL multilogic system for model interoperability

1. Overview

1.1 Scope

This standard is embodied in the Std_logic_1164 package package body along with this clause 1 documentation. The information annex AA is a guide to users and is not part of this standard, but suggests ways in which one might use

1.2 Conformance with this standard

The following conformance rules shall apply as they

- a) No modifications shall be made to the package declaration
- b) The Std_logic_1164 package body represents the formal Std_logic_1164 package declaration. Implementers of this package body as it is; or they may choose to implement to the user. Users shall not implement a semantic that

2. Std_logic_1164 package declaration

```
--  
-- Title   : Std_logic_1164 multivalued logic system  
-- Library : This package shall be compiled into a library  
--         : symbolically named IEEE.  
--         :  
-- Developers: IEEE model standards group (par 1164)  
-- Purpose  : This package defines a standard for designers  
--         : to use in describing the  
--         : used in VHDL modeling.  
--         :
```

```

-- Limitation: The logic system defined in this package may
--           : be insufficient for modeling switched
--           : since such a requirement is out of the
--           : effort. Furthermore, mathematics, primitives,
--           : timing standards, etc. are considered
--           : issues in relation to this package and
--           : beyond the scope of this effort.
--           :
-- Note      : No declarations or definitions shall be
--           : or excluded from, this package. The
--           : defines the types, subtypes, and
--           : Std_logic_1164. The Std_logic_1164
--           : considered the formal definition of the
--           : this package. Tool developers may
--           : the package body in the most efficient
--           : to them.
--           :
--
-- modification history :
--
-- version | mod. date:|
-- v4.200 | 01/02/92 |
--
PACKAGE Std_logic_1164 IS

-- logic state system (unresolved)

TYPE std_ulogic IS ( 'U', -- Uninitialized
                    'X', -- Forcing Unknown
                    '0', -- Forcing 0
                    '1', -- Forcing 1
                    'Z', -- High Impedance
                    'W', -- Weak Unknown
                    'L', -- Weak 0
                    'H', -- Weak 1
                    '-' -- Don't care
                    );

-- unconstrained array of std_ulogic for use with the

TYPE std_ulogic_vector IS ARRAY ( NATURAL RANGE <> )

-- resolution function

FUNCTION resolved ( s : std_ulogic_vector ) RETURN std_ulogic;

-- *** industry standard logic type ***
-----
SUBTYPE std_logic IS resolved std_ulogic;

-- unconstrained array of std_logic for use in

TYPE std_logic_vector IS ARRAY ( NATURAL RANGE <> ) OF

```

-- common subtypes

```

SUBTYPE X01   IS resolved std_ulogic RANGE '
SUBTYPE X01Z  IS resolved std_ulogic RANGE "Z')
SUBTYPE UX01  IS resolved std_ulogic RANGE "1')
SUBTYPE UX01Z IS resolved std_ulogic RANGE "1', 'Z')

```

-- overloaded logical operators

```

FUNCTION "and" (l : std_ulogic; r :
FUNCTION "nand" (l : std_ulogic; r :
FUNCTION "or" (l : std_ulogic; r :
FUNCTION "nor" (l : std_ulogic; r :
FUNCTION "xor" (l : std_ulogic; r :
FUNCTION "xnor" (l : std_ulogic; r :
FUNCTION "not" (l : std_ulogic

```

-- vectorized overloaded logical operators

```

FUNCTION "and" (l, r : std_logic_vector )
FUNCTION "and" (l, r : std_ulogic_vector )
FUNCTION "nand" (l, r : std_logic_vector )
FUNCTION "nand" (l, r : std_ulogic_vector )
FUNCTION "or" (l, r : std_logic_vector )
FUNCTION "or" (l, r : std_ulogic_vector )
FUNCTION "nor" (l, r : std_logic_vector )
FUNCTION "nor" (l, r : std_ulogic_vector )
FUNCTION "xor" (l, r : std_logic_vector )
FUNCTION "xor" (l, r : std_ulogic_vector )

```

--

-- Note : The declaration and implementation of the "
-- specifically commented until a time at which the VHDL
-- officially adopted as containing such a function. At
-- the following comments may be removed along with this
-- further "official" balloting of this
-- the intent of this effort to provide such a function
-- available in the VHDL standard.

```

-- FUNCTION "xnor" (l, r : std_logic_vector )
-- FUNCTION "xnor" (l, r : std_ulogic_vector )
FUNCTION "not" (l : std_logic_vector )
FUNCTION "not" (l : std_ulogic_vector )

```

-- conversion functions

```

FUNCTION To_bit (s : std_ulogic; xmap :
FUNCTION To_bitvector (s : std_logic_vector ; xmap : BIT_VECTOR;
FUNCTION To_bitvector (s : std_ulogic_vector; xmap : BIT_VECTOR;
FUNCTION To_StdULogic (b : BIT )
FUNCTION To_StdLogicVector (b : BIT_VECTOR )
FUNCTION To_StdLogicVector (s : std_ulogic_vector ) RETURN std_logic_vector;
FUNCTION To_StdULogicVector (b : BIT_VECTOR ) RETURN std_ulogic_vector;
FUNCTION To_StdULogicVector (s : std_logic_vector ) RETURN std_ulogic_vector;

```

-- strength strippers and type converters

```

FUNCTION To_X01 ( s : std_logic_vector ) RETURN
FUNCTION To_X01 ( s : std_ulogic_vector ) RETURN
FUNCTION To_X01 ( s : std_ulogic      ) RETURN X01;
FUNCTION To_X01 ( b : BIT_VECTOR      ) RETURN
FUNCTION To_X01 ( b : BIT_VECTOR      ) RETURN
FUNCTION To_X01 ( b : BIT              ) RETURN X01;
FUNCTION To_X01Z ( s : std_logic_vector ) RETURN
FUNCTION To_X01Z ( s : std_ulogic_vector ) RETURN
FUNCTION To_X01Z ( s : std_ulogic      ) RETURN X01Z;
FUNCTION To_X01Z ( b : BIT_VECTOR      ) RETURN
FUNCTION To_X01Z ( b : BIT_VECTOR      ) RETURN
FUNCTION To_X01Z ( b : BIT              ) RETURN X01Z;
FUNCTION To_UX01 ( s : std_logic_vector ) RETURN
FUNCTION To_UX01 ( s : std_ulogic_vector ) RETURN
FUNCTION To_UX01 ( s : std_ulogic      ) RETURN UX01;
FUNCTION To_UX01 ( b : BIT_VECTOR      ) RETURN
FUNCTION To_UX01 ( b : BIT_VECTOR      ) RETURN
FUNCTION To_UX01 ( b : BIT              ) RETURN UX01;

```

-- edge detection

```

FUNCTION rising_edge ( SIGNAL s : std_ulogic ) RETURN BOOLEAN;
FUNCTION falling_edge ( SIGNAL s : std_ulogic ) RETURN BOOLEAN;

```

-- object contains an unknown

```

FUNCTION Is_X ( s : std_ulogic_vector ) RETURN BOOLEAN;
FUNCTION Is_X ( s : std_logic_vector ) RETURN BOOLEAN;
FUNCTION Is_X ( s : std_ulogic      ) RETURN BOOLEAN;
END Std_logic_1164;

```

3. Std_logic_1164 package body

```

--
--
-- Title   : Std_logic_1164 multivalued logic system
-- Library : This package shall be compiled into a library
--         : symbolically named IEEE.
--         :
-- Developers: IEEE model standards group (par 1164)
-- Purpose  : This package defines a standard for designers
--         : to use in describing the interconnection
--         : used in VHDL modeling.
--         :
-- Limitation: The logic system defined in this package may
--         : be insufficient for modeling switched
--         : since such a requirement is out of the
--         : effort. Furthermore, mathematics, primitives,
--         : timing standards, etc., are considered
--         : issues in relation to this package and

```

```

--      : beyond the scope of this effort.
--      :
-- Note  : No declarations or definitions shall be
--      : or excluded from this package. The “
--      : defines the types, subtypes and declarations of
--      : Std_logic_1164. The Std_logic_1164
--      : considered the formal definition of the
--      : this package. Tool developers may choose
--      : the package body in the most efficient
--      : to them.
--      :
--      :

```

```

-- modification history :
--

```

```

-- version | mod. date:|
-- v4.200 | 01/02/91 |
--

```

```

PACKAGE BODY Std_logic_1164 IS

```

```

-- local types

```

```

TYPE stdlogic_1d IS ARRAY (std_ulogic) OF std_ulogic;
TYPE stdlogic_table IS ARRAY(std_ulogic, std_ulogic)

```

```

-- resolution function

```

```

CONSTANT resolution_table : stdlogic_table := (

```

```

-- | U X 0 1 Z W L H -

```

```

-- ( 'U', 'U', 'U', '
-- ( 'U', 'X', 'X', '
-- ( 'U', 'X', '0', '
-- ( 'U', 'X', 'X', '
-- ( 'U', 'X', '0', '
-- ( 'U', 'X', 'X', '
-- );

```

```

FUNCTION resolved ( s : std_ulogic_vector ) RETURN

```

```

VARIABLE result : std_ulogic := 'Z'; --

```

```

BEGIN

```

```

-- the test for a single driver is essential;
-- loop would return 'X' for a single
-- would conflict with the value of a single
-- signal.

```

```

IF (s'LENGTH = 1) THEN RETURN s(s'LOW);

```

```

ELSE

```

```

FOR i IN s'RANGE LOOP

```

```

result := resolution_table (result, s(i));

```

```

END LOOP;

```

```

END IF;

```



```

RETURN result;
END resolved;

```

```
--tables for logical operations
```

```
--truth table for "and" function
```

```
CONSTANT and_table : stdlogic_table := (
```

```
-- -----
-- | U X 0 1 Z W L H -
-- -----
```

```

('U', 'U', '0', '
('U', 'X', '0', '
('0', '0', '0', '
('U', 'X', '0', '
('U', 'X', '0', '
('U', 'X', '0', '
('0', '0', '0', '
('U', 'X', '0', '
('U', 'X', '0', '

```

```
);
```

```
-- truth table for "or" function
```

```
CONSTANT or_table : stdlogic_table := (
```

```
-- -----
-- | U X 0 1 Z W L H -
-- -----
```

```

('U', 'U', 'U', '
('U', 'X', 'X', '
('U', 'X', '0', '
('1', '1', '1', '
('U', 'X', 'X', '
('U', 'X', 'X', '
('U', 'X', '0', '
('1', '1', '1', '
('U', 'X', 'X', '

```

```
);
```

```
-- truth table for "xor" function
```

```
CONSTANT xor_table : stdlogic_table := (
```

```
-- -----
-- | U X 0 1 Z W L H -
-- -----
```

```

('U', 'U', 'U', '
('U', 'X', 'X', '
('U', 'X', '0', '
('U', 'X', '1', '
('U', 'X', 'X', '
('U', 'X', 'X', '
('U', 'X', '0', '
('U', 'X', '1', '
('U', 'X', 'X', '

```

```
);
```

```
-- truth table for "not" function
```

```
CONSTANT not_table: stdlogic_1d :=
```

```
-- -----
-- | U X 0 1 Z W L H - |
```

```

-----
('U', 'X', '1', '0',

-- overloaded logical operators ( with optimizing hints )

FUNCTION "and" ( l : std_ulogic; r :
BEGIN
    RETURN (and_table(l, r));
END "and";
FUNCTION "nand" ( l : std_ulogic; r :
BEGIN
    RETURN (not_table ( and_table(l, r)));
END "nand";
FUNCTION "or" ( l : std_ulogic; r :
BEGIN
    RETURN (or_table(l, r));
END "or";
FUNCTION "nor" ( l : std_ulogic; r :
BEGIN
    RETURN (not_table ( or_table( l, r )));
END "nor";
FUNCTION "xor" ( l : std_ulogic; r :
BEGIN
    RETURN (xor_table(l, r));
END "xor";
-- FUNCTION "xnor" ( l : std_ulogic; r :
-- begin
--     return not_table(xor_table(l, r));
-- end "xnor";
FUNCTION "not" ( l : std_ulogic ) RETURN UX01 IS
BEGIN
    RETURN (not_table(l));
END "not";

-- and

FUNCTION "and" ( l,r : std_logic_vector )
    ALIAS lv : std_logic_vector ( 1 TO l'LENGTH ) IS l;
    ALIAS rv : std_logic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_logic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
            REPORT "arguments of overloaded 'length'"
            SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := and_table (lv(i), rv(i));
        END LOOP;
    END IF;
    RETURN result;
END "and";

FUNCTION "and" ( l,r : std_ulogic_vector )

```

```

    ALIAS lv : std_ulogic_vector ( 1 To l'LENGTH ) IS l;
    ALIAS rv : std_ulogic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_ulogic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
        REPORT "arguments of overloaded 'length'"
        SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := and_table (lv(i), rv(i));
        END LOOP;
    END IF;
    RETURN result;
END "and";

```

-- nand

```

FUNCTION "nand" ( l,r : std_logic_vector )
    ALIAS lv : std_logic_vector ( 1 TO l'LENGTH ) IS l;
    ALIAS rv : std_logic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_logic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
        REPORT "arguments of overloaded 'length'"
        SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := not_table(and_table (lv(i), rv(i)));
        END LOOP;
    END IF;
    RETURN result;
END "nand";

```

```

FUNCTION "nand" ( l,r : std_ulogic_vector )
    ALIAS lv : std_ulogic_vector ( 1 TO l'LENGTH ) IS l;
    ALIAS rv : std_ulogic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_ulogic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
        REPORT "arguments of overloaded 'length'"
        SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := not_table(and_table (lv(i), rv(i)));
        END LOOP;
    END IF;
    RETURN result;
END "nand";

```

-- or

```
FUNCTION "or" ( l,r : std_logic_vector )
  ALIAS lv : std_logic_vector ( 1 TO l'LENGTH ) IS l;
  ALIAS rv : std_logic_vector ( 1 TO r'LENGTH ) IS r;
  VARIABLE result : std_logic_vector ( 1 TO l'LENGTH );
BEGIN
  IF ( l'LENGTH /= r'LENGTH ) THEN
    ASSERT FALSE
    REPORT "arguments of overloaded 'length"
    SEVERITY FAILURE;
  ELSE
    FOR i IN result'RANGE LOOP
      result(i) := or_table (lv(i), rv(i));
    END LOOP;
  END IF;
  RETURN result;
END "or";
```

```
FUNCTION "or" ( l,r : std_ulogic_vector )
  ALIAS lv : std_ulogic_vector ( 1 TO l'LENGTH ) IS l;
  ALIAS rv : std_ulogic_vector ( 1 TO r'LENGTH ) IS r;
  VARIABLE result : std_ulogic_vector ( 1 TO l'LENGTH );
BEGIN
  IF ( l'LENGTH /= r'LENGTH ) THEN
    ASSERT FALSE
    REPORT "arguments of overloaded 'length"
    SEVERITY FAILURE;
  ELSE
    FOR i IN result'RANGE LOOP
      result(i) := or_table (lv(i), rv(i));
    END LOOP;
  END IF;
  RETURN result;
END 'or';
```

-- nor

```
FUNCTION "nor" ( l,r : std_logic_vector )
  ALIAS lv : std_logic_vector ( 1 TO l'LENGTH ) IS l;
  ALIAS rv : std_logic_vector ( 1 TO r'LENGTH ) IS r;
  VARIABLE result : std_logic_vector ( 1 TO l'LENGTH );
BEGIN
  IF ( l'LENGTH /= r'LENGTH ) THEN
    ASSERT FALSE
    REPORT "arguments of overloaded 'length"
    SEVERITY FAILURE;
  ELSE
    FOR i IN result'RANGE LOOP
      result(i) := not_table(or_table (lv(i), rv(i)));
    END LOOP;
  END IF;
  RETURN result;
END "nor";
```

```
FUNCTION "nor" ( l,r : std_ulogic_vector )
```

```

    ALIAS lv : std_ulogic_vector ( 1 TO l'LENGTH ) IS l;
    ALIAS rv : std_ulogic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_ulogic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
        REPORT "arguments of overloaded 'length'"
        SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := not_table(or_table (lv(i), rv(i)));
        END LOOP
    END IF;
    RETURN result;
END "nor";

```

```
-- xor
```

```

FUNCTION "xor" ( l,r : std_logic_vector )
    ALIAS lv : std_logic_vector ( 1 To l'LENGTH ) IS l;
    ALIAS RV : std_logic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_logic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
        REPORT "arguments of overloaded 'length'"
        SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := xor_table (lv(i), rv(i));
        END LOOP;
    END IF;
    RETURN result;
END "xor";

```

```

FUNCTION "xor" ( l,r : std_ulogic_vector )
    ALIAS lv : std_ulogic_vector ( 1 TO l'LENGTH ) IS l;
    ALIAS rv : std_ulogic_vector ( 1 TO r'LENGTH ) IS r;
    VARIABLE result : std_ulogic_vector ( 1 TO l'LENGTH );
BEGIN
    IF ( l'LENGTH /= r'LENGTH ) THEN
        ASSERT FALSE
        REPORT "arguments of overloaded 'length'"
        SEVERITY FAILURE;
    ELSE
        FOR i IN result'RANGE LOOP
            result(i) := xor_table (lv(i), rv(i));
        END LOOP;
    END IF;
    RETURN result;
END "xor";

```

```
--
-- -- xnor
--
```

```
-- Note : The declaration and implementation of the “
-- specifically commented until a time at which the VHDL
-- officially adopted as containing such a function. At
-- the following comments may be removed along with this
-- further “official” balloting of this
-- the intent of this effort to provide such a function
-- available in the VHDL standard.
```

```
--
-- FUNCTION “xnor” ( l, r : std_logic_vector )
--   alias lv : std_logic_vector ( 1 to l'length ) is l;
--   alias rv : std_logic_vector ( 1 to r'length ) is r;
--   variable result : std_logic_vector ( 1 to l'length );
-- begin
--   if ( l'length /= r'length ) then
--     assert false
--     report “arguments of overloaded ‘length’”
--     severity failure;
--   else
--     for i in result'range loop
--       result(i) := not_table(xor_table (lv(i), rv(i)));
--     end loop;
--   end if;
--   return result;
-- end “xnor”;
```

```
--
-- FUNCTION “xnor” ( l,r : std_ulogic_vector )
--   alias lv : std_ulogic_vector ( 1 to l'length ) is l;
--   alias rv : std_ulogic_vector ( 1 to r'length ) is r;
--   variable result : std_ulogic_vector ( 1 to l'length );
-- begin
--   if ( l'length /= r'length ) then
--     assert false
--     report “arguments of overloaded ‘length’”
--     severity failure;
--   else
--     for i in result'range loop
--       result(i) := not_table(xor_table (lv(i), rv(i)));
--     end loop;
--   end if;
--   return result;
-- end “xnor”;
```

```
-- not
```

```
FUNCTION “not” ( l : std_logic_vector )
  ALIAS lv : std_logic_vector ( 1 TO l'LENGTH ) IS l;
  VARIABLE result : std_logic_vector ( 1 To
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := not_table( lv(i) );
  END LOOP;
  RETURN result;
END;
```

```

FUNCTION "not" ( l : std_ulogic_vector )
  ALIAS lv : std_ulogic_vector ) 1 TO l'LENGTH ) IS 1;
  VARIABLE result : std_ulogic_vector ( 1 TO
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := not_table( lv(i) );
  END LOOP;
  RETURN result;
END;

```

```
-- conversion tables
```

```

TYPE logic_x01_table IS ARRAY (std_ulogic'LOW TO
TYPE logic_x01z_table IS ARRAY (std_ulogic'LOW TO
TYPE logic_ux01_table IS ARRAY (std_ulogic'LOW TO

```

```
-----
-- table name : cvt_to_x01
```

```

--
-- parameters :
--   in : std_ulogic -- some logic value
-- returns  : x01    -- state value of logic value
-- purpose   : to convert state-strength to state only
--
-- example   : if (cvt_to_x01 ) input_signal) = '
--

```

```

-----
CONSTANT cvt_to_x01 : logic_x01_table := (
  'X', -- 'U'
  'X', -- 'X'
  '0', -- '0'
  '1', -- '1'
  'X', -- 'Z'
  'X', -- 'W'
  '0', -- 'L'
  '1', -- 'H'
  'X' -- '-'
);

```

```
-----
-- table name : cvt_to_x01z
```

```

--
-- parameters :
--   in : std_ulogic -- some logic value
-- returns  : x01z   -- state value of logic value
-- purpose   : to convert state-strength to state only
--
-- example   : if (cvt_to_x01z (input_signal) = '
--

```

```

-----
CONSTANT cvt_to_x01z : logic_x01z_table := (
  'X', -- 'U'
  'X', -- 'X'
  '0', -- '0'
  '1', -- '1'

```

```

        'Z', -- 'Z'
        'X', -- 'W'
        '0', -- 'L'
        '1', -- 'H'
        'X' -- '-'
    );
-----
-- table name : cvt_to_ux01
-- parameters :
--   in : std_ulogic -- some logic value
-- returns  : ux01    -- state value of logic value
-- purpose  : to convert state-strength to state only
--
-- example  : if (cvt_to_ux01 (input_signal) = '
CONSTANT cvt_to_ux01 : logic_ux01_table := (
    'U', -- 'U'
    'X', -- 'X'
    '0', -- '0'
    '1', -- '1'
    'X', -- 'Z'
    'X', -- 'W'
    '0' -- 'L'
    '1' -- 'H'
    'X' -- '-'
);

-- conversion functions

FUNCTION To_bit (s : std_ulogic; xmap : BIT_VECTOR_IS)
BEGIN
    CASE s IS
        WHEN '0' | 'L' =>
        WHEN '1' | 'H' =>
        WHEN OTHERS => RETURN xmap;
    END CASE;
END;

FUNCTION To_bitvector (s : std_logic_vector; xmap : BIT_VECTOR_IS)
    ALIAS sv : std_logic_vector (s'LENGTH-1 DOWNT0
    VARIABLE result : BIT_VECTOR (s'LENGTH-1 DOWNT0 0);
BEGIN
    FOR i IN result'RANGE LOOP
        CASE sv(i) IS
            WHEN '0' | 'L' =>
            WHEN '1' | 'H' =>
            WHEN OTHERS => result(i) := xmap;
        END CASE;
    END LOOP;
    RETURN result;
END;

FUNCTION To_bitvector (s : std_ulogic_vector; xmap : BIT_VECTOR_IS)
    ALIAS sv : std_logic_vector (s'LENGTH-1 DOWNT0

```

```

    VARIABLE result : BIT_VECTOR (s'LENGTH-1 DOWNT0 0 );
BEGIN
    FOR i IN result'RANGE LOOP
        CASE sv(i) IS
            WHEN '0' | 'L' =>
            WHEN '1' | 'H' =>
            WHEN OTHERS => result(i) := xmap;
        END CASE;
    END LOOP;
    RETURN result;
END;

```

```

FUNCTION To_StdUlogic ( b : BIT ) RETURN
BEGIN
    CASE b IS
        WHEN '0' => RETURN '0'
        WHEN '1' => RETURN '1'
    END CASE;
END;

```

```

FUNCTION To_StdlogicVector ( b : BIT_VECTOR ) RETURN
    ALIAS bv : BIT_VECTOR (b'LENGTH-1 DOWNT0 0) IS b;
    VARIABLE result : std_logic_vector (b'LENGTH-1
BEGIN
    FOR i IN result'RANGE LOOP
        CASE bv (i) IS
            WHEN '0' => result(i) := '0';
            WHEN '1' => result(i) := '1';
        END CASE;
    END LOOP;
    RETURN result;
END;

```

```

FUNCTION To_StdLogicVector ( s : std_ulogic_vector ) RETURN std_logic_vector IS
    ALIAS sv : std_ulogic_vector (s'LENGTH-1 DOWNT0
    VARIABLE result : std_logic_vector (s'LENGTH-1
BEGIN
    FOR i IN RESULT'RANGE LOOP
        result(i) := sv(i);
    END LOOP;
    RETURN result;
END;

```

```

FUNCTION To_StdULogicVector ( b : BIT_VECTOR ) IS
    ALIAS bv : BIT_VECTOR ( b'LENGTH-1 DOWNT0 0 ) IS b;
    VARIABLE result : std_ulogic_vector ( b'LENGTH-1
BEGIN
    FOR i IN result'RANGE LOOP
        CASE bv (i) IS
            WHEN '0' => result(i) := '0';
            WHEN '1' => result(i) := '1';
        END CASE;
    END LOOP;
    RETURN result;

```

END;

```
FUNCTION To_StdULogicVector ( s : std_logic_vector ) RETURN std_ulogic_vector IS
  ALIAS sv : std_logic_vector ( s'LENGTH-1 DOWNT0
  VARIABLE result : std_ulogic_vector ( s'LENGTH-1
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := sv(i);
  END LOOP;
  RETURN result;
END;
```

-- strength strippers and type converters

-- to_x01

```
FUNCTION To_X01 ( s : std_logic_vector ) RETURN
  ALIAS sv : std_logic_vector ( 1 TO s'LENGTH ) IS s;
  VARIABLE result : std_logic_vector ( 1 TO s'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := cvt_to_x01 (sv(i));
  END LOOP;
  RETURN result;
END;
```

```
FUNCTION To_X01 ( s : std_ulogic_vector ) RETURN
  ALIAS sv : std_ulogic_vector ( 1 TO s'LENGTH ) IS s;
  VARIABLE result : std_ulogic_vector ( 1 TO s'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := cvt_to_x01 (sv(i));
  END LOOP;
  RETURN result;
END;
```

```
FUNCTION To_X01 ( s : std_ulogic ) RETURN X01 IS
BEGIN
  RETURN (cvt_to_x01(s));
END;
```

```
FUNCTION To_X01 ( b : BIT_VECTOR ) RETURN
  ALIAS bv : BIT_VECTOR ( 1 TO b'LENGTH ) IS b;
  VARIABLE result : std_logic_vector ( 1 TO b'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    CASE bv(i) IS
      WHEN '0' => result(i) := '0';
      WHEN '1' => result(i) := '1';
    END CASE;
  END LOOP;
  RETURN result;
END;
```

```

FUNCTION To_X01 ( b : BIT_VECTOR ) RETURN
  ALIAS bv : BIT_VECTOR ( 1 TO b'LENGTH ) IS b;
  VARIABLE result : std_ulogic_vector ( 1 TO b'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    CASE bv(i) IS
      WHEN '0' => result(i) := '0';
      WHEN '1' => result(i) := '1';
    END CASE;
  END LOOP;
  RETURN result;
END;

```

```

FUNCTION To_X01 ( b : BIT ) RETURN X01 IS
BEGIN
  CASE b IS
    WHEN '0' => RETURN('0');
    WHEN '1' => RETURN('1');
  END CASE;
END;

```

```
-- to_x01z
```

```

FUNCTION TO_X01Z ( s : std_logic_vector ) RETURN
  ALIAS sv : std_logic_vector ( 1 TO s'LENGTH ) IS s;
  VARIABLE result : std_logic_vector ( 1 TO s'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := cvt_to_x01z(sv(i));
  END LOOP;
  RETURN result;
END;

```

```

FUNCTION TO_X01Z ( s : std_ulogic_vector ) RETURN
  ALIAS sv : std_ulogic_vector ( 1 TO s'LENGTH ) IS s;
  VARIABLE result : std_ulogic_vector ( 1 TO s'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    result(i) := cvt_to_x01z(sv(i));
  END LOOP;
  RETURN result;
END;

```

```

FUNCTION To_X01Z ( s : std_ulogic ) RETURN X01Z IS
BEGIN
  RETURN (cvt_to_x01z(s));
END;

```

```

FUNCTION To_X01Z ( b : BIT_VECTOR ) RETURN
  ALIAS bv : BIT_VECTOR ( 1 TO b'LENGTH ) IS b;
  VARIABLE result : std_logic_vector ( 1 TO b'LENGTH );
BEGIN
  FOR i IN result'RANGE LOOP
    CASE bv(i) IS

```

```
        WHEN '0' => result(i) := '0';
        WHEN '1' => result(i) := '1';
    END CASE;
END LOOP;
RETURN result;
END;
```

```
FUNCTION To_X01Z ( b : BIT_VECTOR ) RETURN
    ALIAS bv : BIT_VECTOR ( 1 TO b'LENGTH ) IS b;
    VARIABLE result : std_ulogic_vector ( 1 TO b'LENGTH );
BEGIN
    FOR i IN result'RANGE LOOP
        CASE bv(i) IS
            WHEN '0' => result(i) := '0';
            WHEN '1' => result(i) := '1';
        END CASE;
    END LOOP;
    RETURN result;
END;
```

```
FUNCTION To_X01Z ( b : BIT ) RETURN X01Z IS
BEGIN
    CASE b IS
        WHEN '0' => RETURN('0');
        WHEN '1' => RETURN('1');
    END CASE;
END;
```

-- to_ux01

```
FUNCTION To_UX01 ( s : std_logic_vector ) RETURN
    ALIAS sv : std_logic_vector ( 1 TO s'LENGTH ) IS s;
    VARIABLE result : std_logic_vector ( 1 TO s'LENGTH );
BEGIN
    FOR i IN result'RANGE LOOP
        result(i) := cvt_to_ux01 (sv(i));
    END LOOP;
    RETURN result;
END;
```

```
FUNCTION To_UX01 ( s : std_ulogic_vector ) RETURN
    ALIAS sv : std_ulogic_vector ( 1 TO s'LENGTH ) IS s;
    VARIABLE result : std_ulogic_vector ( 1 TO s'LENGTH );
BEGIN
    FOR i IN result'RANGE LOOP
        result (i) := cvt_to_ux01 (sv(i));
    END LOOP;
    RETURN result;
END;
```

```
FUNCTION To_UX01 ( s : std_ulogic ) RETURN UX01 IS
BEGIN
    RETURN (cvt_to_ux01(s));
END;
```