

INTERNATIONAL STANDARD

IEC
60748-23-5

QC 165000-5

First edition
2003-10

**Semiconductor devices –
Integrated circuits –**

**Part 23-5:
Hybrid integrated circuits and film structures –
Manufacturing line certification –
Procedure for qualification approval**

*Dispositifs à semi-conducteurs –
Circuits intégrés –*

*Partie 23-5:
Circuits intégrés hybrides et structures par films –
Certification de la ligne de fabrication –
Procédure d'homologation*



Reference number
IEC 60748-23-5:2003(E)

Publication numbering

As from 1 January 1997 all IEC publications are issued with a designation in the 60000 series. For example, IEC 34-1 is now referred to as IEC 60034-1.

Consolidated editions

The IEC is now publishing consolidated versions of its publications. For example, edition numbers 1.0, 1.1 and 1.2 refer, respectively, to the base publication, the base publication incorporating amendment 1 and the base publication incorporating amendments 1 and 2.

Further information on IEC publications

The technical content of IEC publications is kept under constant review by the IEC, thus ensuring that the content reflects current technology. Information relating to this publication, including its validity, is available in the IEC Catalogue of publications (see below) in addition to new editions, amendments and corrigenda. Information on the subjects under consideration and work in progress undertaken by the technical committee which has prepared this publication, as well as the list of publications issued, is also available from the following:

- **IEC Web Site** (www.iec.ch)

- **Catalogue of IEC publications**

The on-line catalogue on the IEC web site (www.iec.ch/searchpub) enables you to search by a variety of criteria including text searches, technical committees and date of publication. On-line information is also available on recently issued publications, withdrawn and replaced publications, as well as corrigenda.

- **IEC Just Published**

This summary of recently issued publications (www.iec.ch/online_news/justpub) is also available by email. Please contact the Customer Service Centre (see below) for further information.

- **Customer Service Centre**

If you have any questions regarding this publication or need further assistance, please contact the Customer Service Centre:

Email: custserv@iec.ch
Tel: +41 22 919 02 11
Fax: +41 22 919 03 00

INTERNATIONAL STANDARD

IEC 60748-23-5

QC 165000-5

First edition
2003-10

Semiconductor devices – Integrated circuits –

Part 23-5: Hybrid integrated circuits and film structures – Manufacturing line certification – Procedure for qualification approval

*Dispositifs à semi-conducteurs –
Circuits intégrés –*

*Partie 23-5:
Circuits intégrés hybrides et structures par films –
Certification de la ligne de fabrication –
Procédure d'homologation*

© IEC 2003 — Copyright - all rights reserved

No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the publisher.

International Electrotechnical Commission, 3, rue de Varembé, PO Box 131, CH-1211 Geneva 20, Switzerland
Telephone: +41 22 919 02 11 Telefax: +41 22 919 03 00 E-mail: inmail@iec.ch Web: www.iec.ch



Commission Electrotechnique Internationale
International Electrotechnical Commission
Международная Электротехническая Комиссия

PRICE CODE

V

For price, see current catalogue

CONTENTS

FOREWORD	3
1 Scope	5
2 Normative references	5
3 Terms and definitions	5
4 Qualification approval procedures	5
4.1 General	5
4.2 Marking	5
4.3 Validity of release for delivery	6
4.4 Application for qualification approval	6
4.5 Structural similarity	6
4.6 Materials, piece-parts and added components	6
4.7 Initial qualification approval	6
4.8 Granting of qualification approval	7
4.9 Maintenance of qualification approval	7
4.10 Procedure in the event of a failure in a periodic test	8
4.11 Withdrawal of qualification approval	8
5 Qualification-product assessment level schedules	9
6 Blank detail specification	28
6.1 General	28
6.2 FRONT PAGE FOR COMPONENTS ASSESSED BY QUALIFICATION APPROVAL	29
6.3 GENERAL DATA	30
6.4 Inspection requirements	31

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

INTERNATIONAL ELECTROTECHNICAL COMMISSION

SEMICONDUCTOR DEVICES – INTEGRATED CIRCUITS –**Part 23-5: Hybrid integrated circuits and film structures –
Manufacturing line certification –
Procedure for qualification approval**

FOREWORD

- 1) The International Electrotechnical Commission (IEC) is a worldwide organization for standardization comprising all national electrotechnical committees (IEC National Committees). The object of IEC is to promote international co-operation on all questions concerning standardization in the electrical and electronic fields. To this end and in addition to other activities, IEC publishes International Standards, Technical Specifications, Technical Reports, Publicly Available Specifications (PAS) and Guides (hereafter referred to as "IEC Publication(s)"). Their preparation is entrusted to technical committees; any IEC National Committee interested in the subject dealt with may participate in this preparatory work. International, governmental and non-governmental organizations liaising with the IEC also participate in this preparation. IEC collaborates closely with the International Organization for Standardization (ISO) in accordance with conditions determined by agreement between the two organizations.
- 2) The formal decisions or agreements of IEC on technical matters express, as nearly as possible, an international consensus of opinion on the relevant subjects since each technical committee has representation from all interested IEC National Committees.
- 3) IEC Publications have the form of recommendations for international use and are accepted by IEC National Committees in that sense. While all reasonable efforts are made to ensure that the technical content of IEC Publications is accurate, IEC cannot be held responsible for the way in which they are used or for any misinterpretation by any end user.
- 4) In order to promote international uniformity, IEC National Committees undertake to apply IEC Publications transparently to the maximum extent possible in their national and regional publications. Any divergence between any IEC Publication and the corresponding national or regional publication shall be clearly indicated in the latter.
- 5) IEC provides no marking procedure to indicate its approval and cannot be rendered responsible for any equipment declared to be in conformity with an IEC Publication.
- 6) All users should ensure that they have the latest edition of this publication.
- 7) No liability shall attach to IEC or its directors, employees, servants or agents including individual experts and members of its technical committees and IEC National Committees for any personal injury, property damage or other damage of any nature whatsoever, whether direct or indirect, or for costs (including legal fees) and expenses arising out of the publication, use of, or reliance upon, this IEC Publication or any other IEC Publications.
- 8) Attention is drawn to the Normative references cited in this publication. Use of the referenced publications is indispensable for the correct application of this publication.
- 9) Attention is drawn to the possibility that some of the elements of this IEC Publication may be the subject of patent rights. IEC shall not be held responsible for identifying any or all such patent rights.

International Standard IEC 60748-23-5 has been prepared by subcommittee 47A: Integrated circuits, of IEC technical committee 47: Semiconductor devices.

The text of this standard is based on the European standard EN 165000-5 and the following documents:

FDIS	Report on voting
47A/672/FDIS	47A/677/RVD

Full information on the voting for the approval of this standard can be found in the report on voting indicated in the above table.

This publication has been drafted in accordance with the ISO/IEC Directives, Part 2.

This standard should be read in conjunction with IEC 60748-23-1.

The QC number that appears on the front cover of this publication is the specification number in the IEC Quality Assessment System for Electronic Components (IECQ).

The committee has decided that the contents of this publication will remain unchanged until 2006. At this date, the publication will be

- reconfirmed;
- withdrawn;
- replaced by a revised edition, or
- amended.

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

SEMICONDUCTOR DEVICES – INTEGRATED CIRCUITS –

Part 23-5: Hybrid integrated circuits and film structures – Manufacturing line certification – Procedure for qualification approval

1 Scope

This part of IEC 60748-23 applies to high quality hybrids (with films) incorporating special customer quality and reliability requirements whose quality is assessed on the basis of Qualification Approval.

NOTE 1 Hybrid integrated circuits may be fully or part completed. Part completed devices are those that may be supplied to customers for further processing.

NOTE 2 Test methods are selected from IEC 60748-23-1. A blank detail specification (BDS) is included to assist manufacturers and users in the preparation of detail specifications.

2 Normative references

The following referenced documents are indispensable for the application of this document. For dated references, only the edition cited applies. For undated references, the latest edition of the referenced document (including any amendments) applies.

IEC 60748-23-1:2002, *Semiconductor devices – Integrated circuits – Part 23-1: Hybrid integrated circuits and film structures – Manufacturing line certification – Generic specification*

IEC 61340-5-1:1998, *Electrostatics – Part 5-1: Protection of electronic devices from electrostatic phenomena – General requirements*

QC 001002-3:1998, *IEC Quality Assessment System for Electronic Components (IECQ) – Rules of Procedure – Part 3: Approval procedures*

3 Terms and definitions

For the purposes of this part of IEC 60748, related documents, preferred ratings and characteristics, and terminology are given in IEC 60748-23-1.

4 Qualification approval procedures

4.1 General

The procedures in QC 001002-3 shall apply.

Subclause 6.1 of IEC 60748-23-1 applies with the exceptions given in 4.2 to 4.11 of this standard.

4.2 Marking

Clause 5 of IEC 60748-23-1 applies.

4.3 Validity of release for delivery

Circuits may be released under qualification approval subject to the following conditions:

- a) the circuits conform with the requirements of the detail specification;
- b) the circuits, their added components, piece parts and materials are traceable to original manufacturer's lot numbers.

4.4 Application for qualification approval

Application shall be made to the NSI in accordance with QC 001002-3. In addition, the manufacturer shall:

- a) conform with the eligibility requirements of 6.1.1 of IEC 60748-23-1;
- b) conform with the relevant detail specification based on the blank detail specification (see Clause 6) and the Qualification – product assessment level schedules (Q-PALS) (see Clause 5) contained in this standard.

4.5 Structural similarity

For the purposes of assessment testing, structural similarity can be used if the testing of one representative type of circuit gives at least the same quality level for the rest of the types which are grouped together.

The designated management representative (DMR) shall declare to the satisfaction of the NSI the method of operating the structural similarity plan within the manufacturing facilities and agree the representative type(s) from each structurally similar group.

For the qualification approval procedure, two or more circuits can be considered structurally similar, and thus the required numbers of specimens for a test shall be selected from the combined production, when they have the same function type, use the same design rules, materials, processes and methods (for example a range of T-cell thick film attenuators using the same line of inks; or thin film D/A convertors using the same film material and same added components from the same supplier).

Only those tests not specifically excluded in the Q-PALS may be considered for structural similarity.

4.6 Materials, piece-parts and added components

Subclause 6.1.3 of IEC 60748-23-1 applies.

4.7 Initial qualification approval

The schedules to be used for qualification approval testing on the basis of lot-by-lot and periodic testing are given in the Q-PALS tables contained in this standard.

The procedure for initial qualification approval is given below.

The relevant Q-PALS for initial qualification approval, release of products (lot-by-lot tests) and maintenance of qualification approval (periodic tests) collectively prescribe the minimum test programme on completed circuits.

1) Sampling

The sample shall be representative of the range of circuits for which approval is sought (see 6.4.3 of IEC 60748-23-1). The size of the sample and the criterion of acceptability depend on the relevant Q-PALS which it is intended to release against.

2) Tests

The complete series of tests specified in the relevant Q-PALS contained in this standard is required for the approval of circuits covered by one detail specification. The tests shall be carried out in the order given.

Test and measurement procedures are given in Clause 7 of IEC 60748-23-1.

Samples used for Group B, C and D tests shall have passed Group A tests.

One failure is counted when a circuit has not satisfied the whole, or a part, of the tests of a group.

Approval is granted when the number of failures does not exceed the specified number of permissible failures for each group or sub-group.

4.8 Granting of qualification approval

The manufacturer shall submit a report to the NSI covering the qualification approval testing in accordance with the requirements of 4.7 of this standard, and with QC 001002-3.

Qualification approval shall be granted when the requirements of this standard have been satisfied.

A qualification approval certificate will be issued by the responsible national authority in accordance with QC 001002-3.

4.9 Maintenance of qualification approval

4.9.1 General

Qualification approval is maintained after successful completion of the procedures and requirements of quality conformance inspection (see 6.4.2 of IEC 60748-23-1) with the following details:

1) Design evaluation tests

In addition to the initial delivery lot, design evaluation tests shall be carried out at the periodicity specified in the detail specification.

2) Detail specification

The detail specification shall conform to the requirements of the BDS and Q-PALS in this standard.

The manufacturer shall also have maintained continuous production, for example:

- a) no change has occurred in the place of manufacture and final test;
- b) no break exceeding two years has occurred in the manufacturer's declared periodic test schedule.

4.9.2 Changes to qualification approval

The manufacturer is required to notify the NSI of changes to his qualification approval in accordance with QC 001002-3 and 6.5.2 of IEC 60748-23-1, where applicable.

NOTE All re-verification programmes are to be agreed with the NSI.

4.10 Procedure in the event of a failure in a periodic test

The procedure described in QC 001002-3 shall apply.

4.11 Withdrawal of qualification approval

The procedures in QC 001002-3 shall apply.

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

5 Qualification-product assessment level schedules

NOTE The following 11 Q-PALS are based upon corresponding PALS in IEC 60748-23-1, Annex A.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 1

Applicability

This assessment schedule is intended for use with solder assembled and/or bare die, non-hermetic encapsulated, unencapsulated, cavity or non-cavity devices, which are for use in benign mechanical and temperature environments.

Subgroup A tests: Device screening 100 %

IEC 60748-23-1
Reference

- | | | |
|----|---|-----|
| 1. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality | 7.4 |
|----|---|-----|
-

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | |
|----|---|-------|
| 1. | Electrical test at T_{amb} (other than those specified for screening) | 7.4 |
| 2. | External visual inspections | 7.3.2 |
-

Subgroup C tests (6 monthly period): Design evaluation

Minimum sample 8. Accept on 0 failures.

- | | | |
|----|--|-------|
| 1. | Electrical test. All specified parameters at T_{min} and T_{max}^* | 7.4 |
| 2. | Dimensions | 7.3.3 |
-

Subgroup D tests (12 monthly period): Design evaluation

Minimum sample 3. Accept on 0 failures.

- | | | | |
|----|---------------------------------------|--------|--------|
| 1. | Resistance of circuits to solder heat | (D) | 7.5.11 |
| 2. | Solderability | (ND/D) | 7.5.10 |
| 3. | Robustness of terminations | (D) | 7.5.12 |
| 4. | Flammability | (D) | 7.5.16 |
| 5. | Resistance to solvents | (ND) | 7.5.15 |
-

Process and packaging requirements

- | | | |
|----|--|-------|
| 1. | Substrate fabrication = class 100 000. | |
| 2. | Substrate assembly (bare die) = class 100 000. | |
| 3. | ESD precautions (where applicable) to IEC 61340-5-1. | |
| 4. | Pre-cap visual at IL S4 AQL 0,4 % minimum. | 7.3.1 |

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 2

Applicability

This assessment schedule is intended for use with solder assembled and/or bare die, non-hermetic encapsulated, unencapsulated, cavity or non-cavity devices, which are for use in benign mechanical and temperature environments.

Subgroup A tests: Device screening 100 %

IEC 60748-23-1
Reference

- | | | |
|----|---|-----|
| 1. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality | 7.4 |
|----|---|-----|

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | |
|----|---|-------|
| 1. | Electrical test at T_{amb} (other than those specified for screening) | 7.4 |
| 2. | External visual inspection | 7.3.2 |

Subgroup C tests (6 monthly period): Design evaluation

Minimum sample 8. Accept on 0 failures

- | | | |
|----|--|--------|
| 1. | Electrical endurance 1 000 h. Release after 160 h* | 7.5.14 |
| 2. | Electrical test. All specified parameters at T_{min} and T_{max} * | 7.4 |
| 3. | Dimensions | 7.3.3 |

Subgroup D tests (12 monthly period): Design evaluation

Minimum sample 3. Accept on 0 failures

- | | | | |
|----|---------------------------------------|--------|--------|
| 1. | Resistance of circuits to solder heat | (D) | 7.5.11 |
| 2. | Solderability | (ND/D) | 7.5.10 |
| 3. | Robustness of terminations | (D) | 7.5.12 |
| 4. | Flammability | (D) | 7.5.16 |
| 5. | Resistance to solvents | (ND) | 7.5.15 |

Process and packaging requirements

- | | | |
|----|--|-------|
| 1. | Substrate fabrication = class 100 000. | |
| 2. | Substrate assembly (bare die) = class 100 000. | |
| 3. | ESD precautions (where applicable) to IEC 61340-5-1. | |
| 4. | Pre-cap visual at IL S4 AQL 0,4 % minimum. | 7.3.1 |

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 3**Applicability**

This assessment schedule is intended for use with solder assembled, and/or bare die, non-hermetic encapsulated, unencapsulated, cavity or non-cavity devices. These hybrids are for use in benign mechanical environments but with demonstration of extreme temperature and humidity operation.

		IEC 60748-23-1
Subgroup A tests: Device screening 100 %		Reference
1.	Change of temperature: 10 cycles.	7.5.8.1
2.	Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality.	7.4
<hr/>		
Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %		
1.	Electrical test at T_{amb} (other than those specified for screening).	7.4
2.	Electrical tests at T_{min} and T_{max} . Those tests in the detail specification which define circuit functionality.	7.4
3.	External visual inspection.	7.3.2
<hr/>		
Subgroup C tests (6 monthly): Design evaluation		
Minimum sample 8. Accept on 0 failures.		
1.	Electrical endurance 1 000 h. Release after 160 h.*	7.5.14
2.	Dimensions.	7.3.3
3.	Damp heat cyclic or steady state.	7.5.4, 7.5.3
4.	Change of temperature.*	7.5.8.2
<hr/>		
Subgroup D tests (12 monthly period): Design evaluation		
Minimum sample 3. Accept on 0 failures.		
1.	Resistance of circuits to solder heat.	(D) 7.5.11
2.	Solderability.	(ND/D) 7.5.10
3.	Robustness of terminations.	(D) 7.5.12
4.	Flammability.	(D) 7.5.16
5.	Resistance to solvents.	(ND) 7.5.15
<hr/>		
Process and packaging requirements		
1.	Substrate fabrication = class 100 000.	
2.	Substrate assembly (bare die) = class 100 000.	
3.	ESD precautions (where applicable) to IEC 61340-5-1.	
4.	Pre-cap visual at IL S4 AQL 0,4 % minimum.	7.3.1

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 4

Applicability

This assessment schedule is intended for use with solder assembled and/or bare die, non-hermetic encapsulated, unencapsulated, cavity or non-cavity devices, which are for use in non-benign mechanical and temperature environments. It is intended to give a high level of assurance on this type of build standard.

Subgroup A tests: Device screening 100 % PDA = 10 %

IEC 60748-23-1
Reference

- | | | |
|----|---|---------|
| 1. | Change of temperature: 10 cycles. | 7.5.8.1 |
| 2. | Electrical tests at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 3. | Burn-in 160 h. | 7.5.14 |
| 4. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 5. | Electrical Tests at T_{min} and T_{max} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 6. | External visual inspection. | 7.3.2 |
-

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | |
|----|--|-----|
| 1. | Electrical test at T_{amb} (other than those specified under 2. of screening). | 7.4 |
|----|--|-----|
-

Subgroup C1 tests (3 monthly): Design evaluation

Minimum sample 8. Accept on 0 failures.

- | | | |
|----|---|--------------|
| 1. | Electrical endurance 2 000 h. Release after 1 000 h.* | 7.5.14 |
| 2. | Dimensions. | 7.3.3 |
| 3. | Damp heat cyclic or steady state. | 7.5.4, 7.5.3 |
| 4. | Change of temperature.* | 7.5.8.2 |
-

Subgroup C2 tests (6 monthly): Design evaluation

Minimum sample 5. Accept on 0 failures.

- | | | | |
|----|--|--------|--------------|
| 1. | Resistance of circuits to solder heat. | (D) | 7.5.11 |
| 2. | Solderability. | (ND/D) | 7.5.10 |
| 3. | Resistance to solvents. | (ND) | 7.5.15 |
| 4. | Acceleration. | (ND/D) | 7.5.7 |
| 5. | Shock and/or vibration (as specified in detail specification). | (ND/D) | 7.5.5, 7.5.6 |

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 4, continued**Subgroup D tests (12 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 3. Accept on 0 failures.

- | | | |
|--------------------------------|-----|--------|
| 1. Robustness of terminations. | (D) | 7.5.12 |
| 2. Flammability. | (D) | 7.5.16 |
-

Process and packaging requirements

- | | | |
|---|--|-------|
| 1. Substrate fabrication = class 100 000. | | |
| 2. Substrate assembly (bare die) = class 100 000. | | |
| 3. ESD precautions (where applicable) to IEC 61340-5-1. | | |
| 4. Pre-cap visual at 100 %. | | 7.3.1 |

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 5

Applicability

This assessment schedule is intended for use with solder assembled, and/or bare die, non-hermetic encapsulated, unencapsulated, cavity or non-cavity devices which are for use in non-benign mechanical and temperature environments. It is intended to give the highest level of assurance on this type of product.

Subgroup A tests: Device screening 100 % PDA = 10 % **IEC 60748-23-1
Reference**

- | | | |
|----|---|---------|
| 1. | Change of temperature: 10 cycles. | 7.5.8.1 |
| 2. | Electrical tests at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 3. | Acceleration (5 000 g_n or at design limit). | 7.5.7 |
| 4. | Burn-in 160 h. | 7.5.14 |
| 5. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 6. | Electrical Tests at T_{min} and T_{max} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 7. | External visual inspection. | 7.3.2 |
-

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | |
|----|--|-----|
| 1. | Electrical test at T_{amb} (other than those specified under 2. of screening). | 7.4 |
|----|--|-----|
-

Subgroup C1 tests (3 monthly): Design evaluation

Minimum sample 8. Accept on 0 failures.

- | | | |
|----|---|--------------|
| 1. | Electrical endurance 2 000 h. Release after 1 000 h.* | 7.5.14 |
| 2. | Dimensions. | 7.3.3 |
| 3. | Damp heat cyclic or steady state. | 7.5.4, 7.5.3 |
| 4. | Change of temperature.* | 7.5.8.2 |
-

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 5, continued**Subgroup C2 tests (6 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 5. Accept on 0 failures.

1.	Resistance of circuits to solder heat.	(D)	7.5.11
2.	Solderability.	(ND/D)	7.5.10
3.	Resistance to solvents.	(ND)	7.5.15
4.	Acceleration.	(ND/D)	7.5.7
5.	Shock and/or vibration (as specified in the detail specification).	(ND/D)	7.5.5, 7.5.6

Subgroup D tests (12 monthly): Design evaluation

Minimum sample 3. Accept on 0 failures.

1.	Robustness of terminations.	(D)	7.5.12
2.	Flammability.	(D)	7.5.16

Process and packaging requirements

1.	Substrate fabrication = class 100 000.		
2.	Substrate assembly (bare die) = class 100 000.		
3.	ESD precautions (where applicable) to IEC 61340-5-1.		
4.	Pre-cap visual at 100 %.		7.3.1

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 6

Applicability

This assessment schedule is intended for use with bare die, hermetic cavity devices. This assessment is also intended for use with substrates containing solder attached added components all of which are individually hermetic. These devices are for use in benign mechanical environments but with demonstration of extreme temperature operation. The assessment is intended where lower levels of assurance are adequate.

Subgroup A tests: Device screening 100 %

IEC 60748-23-1
Reference

- | | | |
|----|--|---------|
| 1. | Change of temperature: 10 cycles. | 7.5.8.1 |
| 2. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 3. | Sealing fine and gross. | 7.5.9 |
| 4. | External visual inspection. | 7.3.2 |
-

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | |
|----|---|-----|
| 1. | Electrical test at T_{amb} (other than those specified for screening). | 7.4 |
| 2. | Electrical tests at T_{min} , T_{max} and T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
-

Subgroup C tests (6 monthly): Design evaluation

Minimum sample 8. Accept on 0 failures.

- | | | |
|----|---|--------|
| 1. | Electrical endurance 1 000 h. Release after 160 h.* | 7.5.14 |
| 2. | Dimensions. | 7.3.3 |
-

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 6, continued**Subgroup D tests (12 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 3. Accept on 0 failures.

1.	Resistance of circuits to solder heat.	(D)	7.5.11
2.	Solderability.	(ND/D)	7.5.10
3.	Robustness of terminations.	(D)	7.5.12
4.	Resistance to solvents.	(ND)	7.5.15
5.	Damp heat steady state 56 days or salt mist (as specified in the detail specification).	(D)	7.5.3 7.5.13

Process and packaging requirements

1. Substrate fabrication = class 100 000.
2. Substrate assembly (bare die) = class 100 000.
3. Temperature monitored and controlled, relative humidity 30 % to 65 % prior to hermetic sealing stage.
4. ESD precautions (where applicable) to IEC 61340-5-1.
5. Pre-cap visual at 100 %. 7.3.1
6. Hermetic packaging in glass, metal, ceramic or combinations of these; no adhesive or polymeric materials used for lid attach and no flux used in the final sealing process.

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 7

Applicability

This assessment schedule is intended for use with bare die, hermetic cavity devices. This assessment is also intended for use with substrates containing solder attached added components all of which are individually hermetic. These devices are for use in benign mechanical environments but with demonstration of extreme temperature operation. The assessment with the addition of the burn-in requirement is intended to give a medium level of assurance.

Subgroup A tests: Device screening 100 % PDA = 10 %

	IEC 60748-23-1 Reference
1. Change of temperature: 10 cycles.	7.5.8.1
2. Burn-in 160 h.	7.5.14
3. Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality.	7.4
4. Sealing fine and gross.	7.5.9
5. External visual inspection.	7.3.2

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

1. Electrical test at T_{amb} (other than those specified for screening).	7.4
2. Electrical tests at T_{min} , T_{max} and T_{amb} . Those tests in the detail specification which define circuit functionality.	7.4

Subgroup C tests (6 monthly): Design evaluation

Minimum sample 8. Accept on 0 failures.

1. Electrical endurance 1 000 h. Release after 160 h.*	7.5.14
2. Dimensions.	7.3.3

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 7, continued**Subgroup D tests (12 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 3. Accept on 0 failures.

1.	Resistance of circuits to solder heat.	(D)	7.5.11
2.	Solderability.	(ND/D)	7.5.10
3.	Robustness of terminations.	(D)	7.5.12
4.	Resistance to solvents.	(ND)	7.5.15
5.	Damp heat steady state 56 days or salt mist (as specified in the detail specification).	(D)	7.5.3, 7.5.13

Process and packaging requirements

1. Substrate fabrication = class 100 000.
2. Substrate assembly (bare die) = class 100 000.
3. Temperature monitored and controlled, relative humidity 30 % to 65 % prior to hermetic sealing stage.
4. ESD precautions (where applicable) to IEC 61340-5-1.
5. Pre-cap visual at 100 %.
6. Hermetic packaging in glass, metal, ceramic or combinations of these; no adhesive or polymeric materials used for lid attach and no flux used in the final sealing process.

7.3.1

IECNORM.COM : Click to view the full PDF of IEC 60748-23-5:2003

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 8

Applicability

This assessment schedule is intended for use with bare die, hermetic cavity devices. This assessment is also intended for use with substrates containing solder attached added components all of which are individually hermetic. These devices are for use in non-benign mechanical and temperature environments. The assessment is intended to give a high level of assurance for these devices for use in extreme environment applications.

Subgroup A tests: Device screening 100 % PDA = 7 %

**IEC 60748-23-1
Reference**

- | | | |
|----|---|---------|
| 1. | Change of temperature: 10 cycles. | 7.5.8.1 |
| 2. | Acceleration (5 000 g_n or at design limit). | 7.5.7 |
| 3. | Electrical tests at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 4. | Burn-in 160 h. | 7.5.14 |
| 5. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 6. | Electrical tests at T_{min} and T_{max} . Those tests in the detail specification which define circuit functionality. | 7.4 |
| 7. | Sealing fine and gross. | 7.5.9 |
| 8. | External visual inspection. | 7.3.2 |

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | |
|----|--|-----|
| 1. | Electrical test at T_{amb} (other than those specified under 3. of screening). | 7.4 |
|----|--|-----|

Subgroup C1 tests (3 monthly): Design evaluation

Minimum sample 8. Accept on 0 failures.

- | | | |
|----|--|---------------------|
| 1. | Electrical endurance 2 000 h. Release after 1 000 h.* | 7.5.14 |
| 2. | Dimensions. | 7.3.3 |
| 3. | Shock and/or vibration (as specified in the detail specification). | (ND/D) 7.5.5, 7.5.6 |
| 4. | Acceleration. | (ND/D) 7.5.7 |
-

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 8, continued**Subgroup C2 tests (6 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 5. Accept on 0 failures.

- | | | | |
|----|--|--------|---------------|
| 1. | Resistance of circuits to solder heat. | (D) | 7.5.11 |
| 2. | Solderability. | (ND/D) | 7.5.10 |
| 3. | Resistance to solvents. | (ND) | 7.5.15 |
| 4. | Damp heat steady state 56 days or salt mist
(as specified in the detail specification). | (D) | 7.5.3, 7.5.13 |

Subgroup D tests (12 monthly): Design evaluation

Minimum sample 3. Accept on 0 failures.

- | | | | |
|----|-----------------------------|-----|--------|
| 1. | Robustness of terminations. | (D) | 7.5.12 |
|----|-----------------------------|-----|--------|

Process and packaging requirements

- | | | | |
|----|---|--|-------|
| 1. | Substrate fabrication = class 100 000. | | |
| 2. | Substrate assembly (bare die) = class 100 000. | | |
| 3. | Pre-cap visual = class 10 000. | | |
| 4. | Temperature monitored and controlled, relative humidity 30 % to 65 %
prior to sealing stage. | | |
| 5. | ESD precautions (where applicable) to IEC 61340-5-1. | | |
| 6. | Pre-cap visual at 100 %. | | 7.3.1 |
| 7. | Hermetic packaging in glass, metal, ceramic or combinations of
these; no adhesive or polymeric materials used for lid attach
and no flux used in the final sealing process. | | |

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 9

Applicability

This assessment schedule is intended for use with bare die, hermetic cavity devices, which are for use in non-benign mechanical and temperature environments. It is intended to give a very high level of assurance for these devices for use in applications where reliability is paramount.

Subgroup A tests: Device screening 100 % PDA = 5 %

IEC 60748-23-1
Reference

1.	Change of temperature: 10 cycles.	7.5.8.1
2.	Acceleration (5 000 g_n or at design limit).	7.5.7
3.	Particle impact noise detection.	7.5.17
4.	Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality.	7.4
5.	Burn-in 160 h.	7.5.14
6.	Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality.	7.4
7.	Electrical tests at T_{min} and T_{max} . Those tests in the detail specification which define circuit functionality.	7.4
8.	Sealing fine and gross.	7.5.9
9.	External visual inspection.	7.3.2

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

1.	Electrical tests at T_{min} , T_{max} and T_{amb} (other than those specified under 4. of screening).	7.4
2.	Electrical endurance 2 000 h.	7.5.14

Subgroup C1 tests (3 monthly): Design evaluation

Minimum sample 8. Accept on 0 failures.

1.	Electrical endurance 2 000 h. Release after 1 000 h.*	7.5.14
2.	Dimensions.	7.3.3
3.	Acceleration.	(ND/D) 7.5.7
4.	Shock (as specified in the detail specification).	(ND/D) 7.5.5
5.	Vibration (as specified in the detail specification).	(ND/D) 7.5.6

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 9, continued**Subgroup C2 tests (6 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 5. Accept on 0 failures.

1.	Resistance of circuits to solder heat.	(D)	7.5.11
2.	Solderability.	(ND/D)	7.5.10
3.	Resistance to solvents.	(ND)	7.5.15
4.	Damp heat steady state 56 days or salt mist (as specified in the detail specification).	(D)	7.5.3, 7.5.13

Subgroup D tests (12 monthly): Design evaluation

Minimum sample 3. Accept on 0 failures.

1.	Robustness of terminations.	(D)	7.5.12
2.	Internal moisture content 5 000 ppm water.*	(D)	7.5.18

Process and packaging requirements

1.	Die storage and pre-cap product storage = class 1 000.		
2.	Substrate fabrication = class 10 000.		
3.	Substrate assembly (bare die) = class 10 000.		
4.	Pre-cap visual = class 1 000.		
5.	Temperature monitored and controlled, relative humidity 30 % to 65 % prior to hermetic sealing stage.		
6.	ESD precautions (where applicable) to IEC 61340-5-1.		
7.	Pre-cap visual at 100 %.		7.3.1
8.	Hermetic packaging in glass, metal, ceramic or combinations of these; no adhesive or polymeric materials used for lid attach and no flux used in the final sealing process.		
9.	Destructive bond pull and element shear evaluation on customer product.		7.5.21, 7.5.22

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 10

Applicability

This assessment schedule is intended for use with bare die, hermetic cavity devices, which are for use in non-benign mechanical and temperature environments. It is intended to give a very high level of assurance for these devices for use in applications where reliability is paramount.

Subgroup A tests: Device screening 100 % PDA = 5 %

**IEC 60748-23-1
Reference**

- | | | | |
|-----|---|--|---------|
| 1. | Dry heat 500 h. | | 7.5.1 |
| 2. | Change of temperature: 10 cycles. | | 7.5.8.1 |
| 3. | Acceleration (5 000 g_n or at design limit). | | 7.5.7 |
| 4. | Particle impact noise detection. | | 7.5.17 |
| 5. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality. | | 7.4 |
| 6. | Burn-in 160 h. | | 7.5.14 |
| 7. | Electrical test at T_{amb} . Those tests in the detail specification which define circuit functionality. | | 7.4 |
| 8. | Electrical tests at T_{min} and T_{max} . Those tests in the detail specification which define circuit functionality. | | 7.4 |
| 9. | Sealing fine and gross. | | 7.5.9 |
| 10. | External visual inspection. | | 7.3.2 |

Subgroup B tests (lot-by-lot): Device sample testing – IL S4 AQL 0,4 %

- | | | | |
|----|---|------|--------|
| 1. | Electrical tests at T_{min} , T_{max} and T_{amb} (other than those specified under 5. of screening). | | 7.4 |
| 2. | Electrical endurance 2 000 h. | | 7.5.14 |
| 3. | Shock (as specified in the detail specification). | (ND) | 7.5.5 |
| 4. | Vibration (as specified in the detail specification). | (D) | 7.5.6 |

Subgroup C1 tests (3 monthly): Design evaluation

Minimum sample 13. Accept on 0 failures.

- | | | | |
|----|---|--------|--------|
| 1. | Electrical endurance 2 000 h. Release after 1 000 h.* | | 7.5.14 |
| 2. | Dimensions. | | 7.3.3 |
| 3. | Acceleration. | (ND/D) | 7.5.7 |
-

* Structural similarity rules do not apply.

Q-PRODUCT ASSESSMENT LEVEL SCHEDULE 10, continued**Subgroup C2 tests (6 monthly): Design evaluation****IEC 60748-23-1
Reference**

Minimum sample 5. Accept on 0 failures.

1.	Resistance of circuits to solder heat.	(D)	7.5.11
2.	Solderability.	(ND/D)	7.5.10
3.	Resistance to solvents.	(ND)	7.5.15
4.	Damp heat steady state 56 days or salt mist (as specified in the detail specification).	(D)	7.5.3, 7.5.13

Subgroup D tests (12 monthly): Design evaluation

Minimum sample 3. Accept on 0 failures.

1.	Robustness of terminations.	(D)	7.5.12
2.	Internal moisture content. 5 000 ppm water,* 100 ppm other contaminants.	(D)	7.5.18

Process and packaging requirements

1.	Die storage and pre-cap product storage = class 1 000.		
2.	Substrate fabrication = class 10 000.		
3.	Substrate assembly (bare die) = class 10 000.		
4.	Pre-cap visual = class 1000.		
5.	Temperature monitored and controlled, relative humidity 30 % to 65 % prior to hermetic sealing stage.		
6.	ESD precautions (where applicable) to IEC 61340-5-1.		
7.	Pre-cap visual at 100 %.		7.3.1
8.	Hermetic packaging in glass, metal, ceramic or combinations of these; no adhesive or polymeric materials used for lid attach and no flux used in the final sealing process.		
9.	100 % non-destructive bond pull testing.		7.5.21
10.	Destructive bond pull and element shear evaluation on customer product.		7.5.21, 7.5.22

* Structural similarity rules do not apply.